电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索
 

IS42S16160D-7TLI-TR

器件型号:IS42S16160D-7TLI-TR
器件类别:存储   
厂商名称:Integrated Silicon Solution ( ISSI )
标准:
下载文档 在线购买

IS42S16160D-7TLI-TR在线购买

供应商 器件名称 价格 最低购买 库存  
IS42S16160D-7TLI-TR - - 点击查看 点击购买

器件描述

Synchronous DRAM, 16MX16, 5.4ns, CMOS, PDSO54

参数
参数名称属性值
是否Rohs认证符合
厂商名称Integrated Silicon Solution ( ISSI )
Reach Compliance Codecompliant
Is SamacsysN
最长访问时间5.4 ns
最大时钟频率 (fCLK)143 MHz
I/O 类型COMMON
交错的突发长度1,2,4,8
JESD-30 代码R-PDSO-G54
内存密度268435456 bit
内存集成电路类型SYNCHRONOUS DRAM
内存宽度16
端子数量54
字数16777216 words
字数代码16000000
最高工作温度85 °C
最低工作温度-40 °C
组织16MX16
输出特性3-STATE
封装主体材料PLASTIC/EPOXY
封装代码TSOP
封装等效代码TSOP54,.46,32
封装形状RECTANGULAR
封装形式SMALL OUTLINE, THIN PROFILE
电源3.3 V
认证状态Not Qualified
刷新周期8192
连续突发长度1,2,4,8,FP
最大待机电流0.003 A
最大压摆率0.16 mA
标称供电电压 (Vsup)3.3 V
表面贴装YES
技术CMOS
温度等级INDUSTRIAL
端子形式GULL WING
端子节距0.8 mm
端子位置DUAL
Base Number Matches1

文档预览

IS42S83200D, IS42S16160D
IS45S83200D, IS45S16160D
32Meg x 8,  16Meg x16 
256-MBIT SYNCHRONOUS DRAM
FEATURES
• Clock frequency: 166, 143 MHz
• Fully synchronous; all signals referenced to a
positive clock edge
• Internal bank for hiding row access/precharge
• Single Power supply: 3.3V + 0.3V
• LVTTL interface
• Programmable burst length
– (1, 2, 4, 8, full page)
• Programmable burst sequence:
Sequential/Interleave
• Auto Refresh (CBR)
• Self Refresh
• 8K refresh cycles every 16 ms (A2 grade) or
64 ms (commercial, industrial, A1 grade)
• Random column address every clock cycle
• Programmable CAS latency (2, 3 clocks)
• Burst read/write and burst read/single write
operations capability
• Burst termination by burst stop and precharge
command
IS42S83200D
54-pin TSOPII
54-ball BGA
IS42S16160D
54-pin TSOPII
54-ball BGA
8M x 8 x 4 Banks 4M x16x4 Banks
DECEMBER 2011
OVERVIEW
ISSI
's 256Mb Synchronous DRAM achieves high-speed
data transfer using pipeline architecture. All inputs and
outputs signals refer to the rising edge of the clock input.
The 256Mb SDRAM is organized as follows.
KEY TIMING PARAMETERS
Parameter 
Clk Cycle Time
CAS Latency = 3
CAS Latency = 2
Clk Frequency
CAS Latency = 3
CAS Latency = 2
Access Time from Clock
CAS Latency = 3
CAS Latency = 2
-6 
6
10
166
100
5.4
6.5
-7 
7
10
143
100
5.4
6.5
-75E  Unit
ns
7.5
ns
Mhz
133 Mhz
ns
5.5
ns
OPTIONS
• Package:
54-pin TSOP-II
54-ball BGA
• Operating Temperature Range:
Commercial (0
o
C to +70
o
C)
Industrial (-40
o
C to +85
o
C)
Automotive Grade A1 (-40
o
C to +85
o
C)
Automotive Grade A2 (-40
o
C to +105
o
C)
ADDRESS TABLE
Parameter
Configuration
Refresh Count
32M x 8
8M x 8 x 4
banks
Com./Ind. 8K/64ms
A1 8K/64ms
A2 8K/16ms
A0-A12
A0-A9
BA0, BA1
A10/AP
16M x 16
4M x 16 x 4
banks
8K/64ms
8K/64ms
8K/16ms
A0-A12
A0-A8
BA0, BA1
A10/AP
Row Addresses
Column Addresses
Bank Address Pins
Auto Precharge Pins
Copyright © 2010 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time with-
out notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain
the latest version of this device specification before relying on any published information and before placing orders for products.
Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can
reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such ap-
plications unless Integrated Silicon Solution, Inc. receives written assurance to its satisfaction, that:
a.) the risk of injury or damage has been minimized;
b.) the user assume all such risks; and
c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances
Integrated Silicon Solution, Inc. — www.issi.com
Rev.  E
12/01/2011
1
IS42S83200D, IS42S16160D
IS45S83200D, IS45S16160D
DEVICE OVERVIEW
The 256Mb SDRAM is a high speed CMOS, dynamic
random-access memory designed to operate in 3.3V V
dd
and 3.3V V
ddq
memory systems containing 268,435,456
bits. Internally configured as a quad-bank DRAM with a
synchronous interface. Each 67,108,864-bit bank is orga-
nized as 8,192 rows by 512 columns by 16 bits or 8,192
rows by 1,024 columns by 8 bits.
The 256Mb SDRAM includes an AUTO REFRESH MODE,
and a power-saving, power-down mode. All signals are
registered on the positive edge of the clock signal, CLK.
All inputs and outputs are LVTTL compatible.
The 256Mb SDRAM has the ability to synchronously burst
data at a high data rate with automatic column-address
generation, the ability to interleave between internal banks
to hide precharge time and the capability to randomly
change column addresses on each clock cycle during
burst access.
A self-timed row precharge initiated at the end of the burst
sequence is available with the AUTO PRECHARGE function
enabled. Precharge one bank while accessing one of the
other three banks will hide the precharge cycles and provide
seamless, high-speed, random-access operation.
SDRAM read and write accesses are burst oriented starting
at a selected location and continuing for a programmed
number of locations in a programmed sequence. The
registration of an ACTIVE command begins accesses,
followed by a READ or WRITE command. The ACTIVE
command in conjunction with address bits registered are
used to select the bank and row to be accessed (BA0,
BA1 select the bank; A0-A12 select the row). The READ
or WRITE commands in conjunction with address bits
registered are used to select the starting column location
for the burst access.
Programmable READ or WRITE burst lengths consist of
1, 2, 4 and 8 locations or full page, with a burst terminate
option.
FUNCTIONAL BLOCK DIAGRAM (FOR 4M
x
16
x
4
BANKS SHOWN)
CLK
CKE
CS
RAS
CAS
WE
DQML
DQMH
16
2
COMMAND
DECODER
&
CLOCK
GENERATOR
DATA IN
BUFFER
16
MODE
REGISTER
13
REFRESH
CONTROLLER
DQ 0-15
SELF
REFRESH
CONTROLLER
A10
A12
A11
A9
A8
A7
A6
A5
A4
A3
A2
A1
A0
BA0
BA1
16
DATA OUT
BUFFER
V
DD
/V
DDQ
V
ss
/V
ss
Q
16
REFRESH
COUNTER
8192
8192
8192
8192
ROW DECODER
MULTIPLEXER
13
MEMORY CELL
ARRAY
13
ROW
ADDRESS
LATCH
13
ROW
ADDRESS
BUFFER
BANK 0
SENSE AMP I/O GATE
COLUMN
ADDRESS LATCH
9
512
(x 16)
BANK CONTROL LOGIC
BURST COUNTER
COLUMN
ADDRESS BUFFER
COLUMN DECODER
9
2
Integrated Silicon Solution, Inc. — www.issi.com
Rev.  E
12/01/2011
IS42S83200D, IS42S16160D
IS45S83200D, IS45S16160D
PIN CONFIGURATIONS
54 pin TSOP - Type II  for x8
V
DD
DQ0
V
DD
Q
NC
DQ1
V
SS
Q
NC
DQ2
V
DD
Q
NC
DQ3
V
SS
Q
NC
V
DD
NC
WE
CAS
RAS
CS
BA0
BA1
A10
A0
A1
A2
A3
V
DD
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
V
SS
DQ7
V
SS
Q
NC
DQ6
V
DD
Q
NC
DQ5
V
SS
Q
NC
DQ4
V
DD
Q
NC
V
SS
NC
DQM
CLK
CKE
A12
A11
A9
A8
A7
A6
A5
A4
V
SS
PIN DESCRIPTIONS
A0-A12
A0-A9
BA0, BA1
DQ0 to DQ7
CLK
CKE
CS
RAS
CAS
Row Address Input
Column Address Input
Bank Select Address
Data I/O
System Clock Input
Clock Enable
Chip Select
Row Address Strobe Command
Column Address Strobe Command
WE
DQM
V
dd
Vss
V
ddq
Vss
q
NC
Write Enable
Data Input/Output Mask
Power
Ground
Power Supply for I/O Pin
Ground for I/O Pin
No Connection
Integrated Silicon Solution, Inc. — www.issi.com
Rev.  E
12/01/2011
3
IS42S83200D, IS42S16160D
IS45S83200D, IS45S16160D
PIN CONFIGURATIONS
54 pin TSOP - Type II  for x16
V
DD
DQ0
V
DD
Q
DQ1
DQ2
V
SS
Q
DQ3
DQ4
V
DD
Q
DQ5
DQ6
V
SS
Q
DQ7
V
DD
DQML
WE
CAS
RAS
CS
BA0
BA1
A10
A0
A1
A2
A3
V
DD
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
V
SS
DQ15
V
SS
Q
DQ14
DQ13
V
DD
Q
DQ12
DQ11
V
SS
Q
DQ10
DQ9
V
DD
Q
DQ8
V
SS
NC
DQMH
CLK
CKE
A12
A11
A9
A8
A7
A6
A5
A4
V
SS
PIN DESCRIPTIONS
A0-A12
A0-A8
BA0, BA1
DQ0 to DQ15
CLK
CKE
CS
RAS
CAS
Row Address Input
Column Address Input
Bank Select Address
Data I/O
System Clock Input
Clock Enable
Chip Select
Row Address Strobe Command
Column Address Strobe Command
WE
DQML
DQMH
V
dd
Vss
V
ddq
Vss
q
NC
Write Enable
x16 Lower Byte, Input/Output Mask
x16 Upper Byte, Input/Output Mask
Power
Ground
Power Supply for I/O Pin
Ground for I/O Pin
No Connection
4
Integrated Silicon Solution, Inc. — www.issi.com
Rev.  E
12/01/2011
IS42S83200D, IS42S16160D
IS45S83200D, IS45S16160D
PIN CONFIGURATION
54-ball fBGA for x16
(Top View) (8.00 mm x 13.00 mm Body, 0.8 mm Ball Pitch)
package code: B
1 2 3 4 5 6 7 8 9
A
B
C
D
E
F
G
H
J
VSS DQ15 VSSQ
DQ14 DQ13 VDDQ
DQ12 DQ11 VSSQ
DQ10 DQ9 VDDQ
DQ8
NC
VSS
CKE
A9
A6
A4
VDDQ DQ0 VDD
VSSQ DQ2 DQ1
VDDQ DQ4 DQ3
VSSQ DQ6 DQ5
VDD DQML DQ7
CAS
BA0
A0
A3
RAS
BA1
A1
A2
WE
CS
A10
VDD
DQMH CLK
A12
A8
VSS
A11
A7
A5
PIN DESCRIPTIONS
A0-A12
A0-A8
BA0, BA1
DQ0 to DQ15
CLK
CKE
CS
RAS
CAS
Row Address Input
Column Address Input
Bank Select Address
Data I/O
System Clock Input
Clock Enable
Chip Select
Row Address Strobe Command
Column Address Strobe Command
WE
DQML
DQMH
V
dd
Vss
V
ddq
V
ssq
NC
Write Enable
x16 Lower Byte Input/Output Mask
x16 Upper Byte Input/Output Mask
Power
Ground
Power Supply for I/O Pin
Ground for I/O Pin
No Connection
Integrated Silicon Solution, Inc. — www.issi.com
Rev.  E
12/01/2011
5
关于Touch Panel
现在要捕获所有点击Touch Panel的消息,这些消息包括屏幕坐标,哪种事件(KEYUP,KEYD...
li139 嵌入式系统
哪位好心人能发我一份FPGA的最小系统的原理图(FPGA芯片最好是Altera的cyclone系列...
哪位好心人能发我一份FPGA的最小系统的原理图(FPGA芯片最好是Altera的cyclone系列....
daifuqiang EE_FPGA学习乐园
机器人讲座 第三讲
本帖最后由 paulhyde 于 2014-9-15 09:23 编辑 机器人讲座 第三讲 ...
maker 电子竞赛
咨询:STM32的I2S能否支持24Bit/192KHz的音频数据?
看了datasheet, STM32应该只支持8~96KHz采样率吧? 下载 (...
qihaijun stm32/stm8
谁对fpga和cpld熟啊
我的板子上有一块fpga用来读陀螺的数据,陀螺是同步串口的,fpga内部实现了3个同步串口和一个ua...
DHCJOHN 模拟与混合信号
显示多级菜单如何做
单片机多级菜单如何设计有什么更好的方法 显示多级菜单如何做 ...
pengyongnet 51单片机

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区知春路23号集成电路设计园量子银座1305 电话:(010)82350740 邮编:100191

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2022 EEWORLD.com.cn, Inc. All rights reserved