MDT10P10(BE)
1. General Description
This EPROM-Based 8
-bit micro-controller
uses a fully static CMOS design technology
combines higher speeds and smaller size
with the low power and high noise immunity.
On chip memory system includes 1.0 K
words of ROM, and 32 bytes of static RAM.
about 10p ):
RC－Low cost RC oscillator
LFXT－Low frequency crystal oscillator
XTAL－Standard crystal oscillator
HFXT－High frequency crystal oscillator
u
4 oscillator start-up time can be
selected by programming option:
150
µs,
20 ms, 40 ms, 80 ms
u
On-chip RC oscillator based Watchdog
Timer(WDT) can be operated freely
u
12 I/O pins with their own independent
direction control
2. Features
The followings are some of the features on
the hardware and software :
u
Fully CMOS static design
u
8-bit data bus
u
On chip ROM size : 1K words
u
Internal RAM size : 32 bytes
(25 general purpose registers, 7 special
registers)
u
36 single word instructions
u
14-bit instructions
u
2-level stacks
u
Operating voltage : 2.3V ~ 6.0 V
u
Operating frequency : 0 ~ 20 MHz
u
The most fast execution time is 200 ns
under 20 MHz in all single cycle
instructions
except
the
branch
instructions
u
Addressing modes include direct,
indirect and relative addressing modes
u
Power-on Reset
u
Power edge-detector Reset
u
Sleep Mode for power saving
u
8-bit real time clock/counter(RTCC) with
8-bit programmable prescaler
u
4 types of oscillator can be selected by
programming option (Internal Capacitor
please preview
ttp;//www.mdtic.com.tw
3. Applications
The application areas of this MDT10P10
range from appliance motor control and
high speed automotive to low power remote
transmitters/receivers, pointing devices,
and telecommunications processors, such
as Remote controller, small instruments,
chargers, toy, automobile and PC
peripheral … etc.
This specification are subject to be changed without notice. Any latest information
P. 1
2005/6
VER1.3
MDT10P10(BE)
4. Pin Assignment
DIP / SOP
PA2
PA3
RTCC
/MCLR
V
ss
PB0
PB1
PB2
PB3
1
2
3
4
5
6
7
8
9
18
17
16
15
14
13
12
11
10
PA1
PA0
OSC1
OSC2
V
dd
PB7
PB6
PB5
PB4
SSOP
PA2
PA3
RTCC
/MCLR
VSS
VSS
PB0
PB1
PB2
PB3
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
PA1
PA0
OSC1
OSC2
VDD
VDD
PB7
PB6
PB5
PB4
5. Pin Function Description
Pin Name
PA0~PA3
PB0~PB7
RTCC
/MCLR
OSC1
OSC2
V
dd
V
ss
I/O
I/O
I/O
I
I
I
O
Function Description
Port A, TTL input level
Port B, TTL input level
Real Time Clock/Counter, Schmitt Trigger input levels
Master Clear, Schmitt Trigger input levels
Oscillator Input
Oscillator Output
Power supply
Ground
6. Memory Map
(A) Register Map
Address
00
01
02
03
Description
Indirect Addressing Register
RTCC
PC
STATUS
This specification are subject to be changed without notice. Any latest information
please preview
ttp;//www.mdtic.com.tw
P. 2
2005/6
VER1.3
MDT10P10(BE)
Address
04
05
06
07~1F
MSR
Port A
Port B
Internal RAM, General Purpose Register
Description
(1) IAR ( Indirect Address Register) : R0
(2) RTCC (Real Time Counter/Counter Register) : R1
(3) PC (Program Counter) : R2
Write PC, CALL --- always 0
LJUMP, JUMP, LCALL --- from instruction word
RTWI, RET --- from STACK
A9
A8
A7~A0
Write PC, JUMP, CALL --- always 0 (ROM 1.0K)
LJUMP, LCALL --- from instruction word
RTWI, RET --- from STACK
Write PC --- from ALU
LJUMP, JUMP, LCALL, CALL --- from instruction word
RTWI, RET --- from STACK
(4) STATUS (Status register) : R3
Bit
0
1
2
3
4
5-7
Symbol
C
HC
Z
PF
TF
——
Carry bit
Half Carry bit
Zero bit
Power loss Flag bit
Time overflow Flag bit
General purpose bit
Function
(5) MSR (Memory Select Register) : R4
This specification are subject to be changed without notice. Any latest information
please preview
ttp;//www.mdtic.com.tw
P. 3
2005/6
VER1.3
MDT10P10(BE)
(6) PORT A : R5
PA3~PA0, I/O Register
(7) PORT B : R6
PB7~PB0, I/O Register
(8) TMR (Time Mode Register)
Bit
Symbol
Prescaler Value
Function
RTCC rate
WDT rate
0 0 0
1:2
1:1
0 0 1
1:4
1:2
0 1 0
1:8
1:4
0 1 1
1 : 16
1:8
1 0 0
1 : 32
1 : 16
1 0 1
1 : 64
1 : 32
1 1 0
1 : 128
1 : 64
1 1 1
1 : 256
1 : 128
Prescaler assignment bit :
0
—
RTCC
1
—
Watchdog Timer
RTCC signal Edge :
0
—
Increment on low-to-high transition on RTCC pin
1
—
Increment on high-to-low transition on RTCC pin
RTCC signal set :
0
—
Internal instruction cycle clock
1
—
Transition on RTCC pin
2—0
PS2—0
3
PSC
4
TCE
5
TCS
(9) CPIO A, CPIO B (Control Port I/O Mode Register)
The CPIO register is “write-only”
＝“0”
I/O pin in output mode;
,
＝“1”,
I/O pin in input mode.
(10) EPROM Option by writer programming :
Oscillator Type
RC
Oscillator
Oscillator Start-up Time
150
µs,20ms,40ms,80ms
20 ms,40ms,80ms
20ms,40 ms,80ms
40 ms,80 ms
HFXT Oscillator
XTAL Oscillator
LFXT Oscillator
This specification are subject to be changed without notice. Any latest information
please preview
ttp;//www.mdtic.com.tw
P. 4
2005/6
VER1.3
MDT10P10(BE)
Watchdog Timer control
Watchdog timer disable all the time
Watchdog timer enable all the time
Power Edge Detect
PED
Disable
Security bit
Security Disable
Security Enable
PED Enable
The default EPROM security is disable. Once the IC was set to enable, it can not set to
disable again.
(B) Program Memory
Address
000-1FF
1FF
Description
Program memory for MDT10P10
The starting address of the power on, external reset
or WDT time-out reset for MDT10P10
7. Reset Condition for all Registers
Register
CPIO A
CPIO B
TMR
IAR
RTCC
PC
STATUS
MSR
PORT A
PORT B
Address
－－
－－
－－
00h
01h
02h
03h
04h
05h
06h
Power-On Reset
1111 1111
1111 1111
- - 11 1111
xxxx xxxx
xxxx xxxx
1111 1111
0001 1xxx
111x xxxx
- - - - xxxx
xxxx xxxx
/MCLR or WDT Reset
1111 1111
1111 1111
- - 11 1111
uuuu uuuu
uuuu uuuu
1111 1111
000# #uuu
111u uuuu
- - - - uuuu
uuuu uuuu
Note : u＝unchanged, x＝unknown, -
＝unimplemented,
read as “0”
#＝value depends on the condition of the following table
This specification are subject to be changed without notice. Any latest information
please preview
ttp;//www.mdtic.com.tw
P. 5
2005/6
VER1.3
DIY/开源硬件专区
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
