NJU7262 Series
C-MOS STEP-UP SWITCHING REGULATOR
■
GENERAL DESCRIPTION
The
NJU7262 series
is a C-MOS step-up switching regulator
which contains accurate voltage reference, error amplifier, CR
oscillator, control circuit, switching transistor, diode and resistor.
The operating clock is prepared on-chip or is available to input
from external, and the stand-by function is effective for low power
consumption.
The regulation voltage is fixed by internal circuits and the following
line-up of different output voltages version are available.
This series is suitable for portable equipment's or battery operated
items because of its small packaged outline, low operating voltage
and current.
■
FEATURES
•
Low Operating Voltage
(1.0V min.)
•
Low Operating Current
(5.0µA typ. / V
OUT
= 3.0V)
•
Low Stand-by Current
(0.2µA max. / V
OUT
= 3.0V)
•
High Precision Output Voltage (±3% max.)
•
Wide Operating Voltage Range
•
External/Internal Clock Select Function
•
Stand-by Function
•
CR Oscillator On-chip
•
Diode On-chip
•
Package Outline
DMP-8/SSOP-8/VSP-8
•
C-MOS Technology
■
LINE-UP
Output Voltage (V)
3.0
5.0
Package
DMP-8
NJU7262M30
NJU7262M50
SSOP-8
NJU7262V30
NJU7262V50
VSP-8
NJU7262R30
NJU7262R50
■
PACKAGE OUTLINE
PRELIMINARY
NJU7262MXX
NJU7262VXX
NJU7262RXX
■
PIN CONFIGURATION
■
EQUIVALENT CIRCUIT
■
TERMINAL DESCRIPTION
No.
Term. Name
1
2
3
4
5
6
CONT
GND
NC
STB
V
IN
SW
I/O
I
POWER
-
I
POWER
I
FUNCTION
External Inductor Connect Terminal
Power Source (GND)
Non Connect
Strobe Terminal : "H" or OPEN ···Normal Operation (step-up)
"L"
···Standp-By Operation
Power Source (+)
External / Internal
"H" or OPEN···Internal Oscillation
Clock Select Terminal
"L"
···External Clock Input
(When "L" level is input, Internal oscillation is stopped)
External Clock Input Terminal
Step-up Output Terminal
7
8
CLK
V
OUT
I
O
Ver.2003-07-18
-1-
NJU7262 Series
■
ABSOLUTE MAXIMUM RATINGS
PARAMETER
Input Voltage
CONT Input Voltage
STB, SW, CLK Input Voltage
Output Voltage
Power Dissipation
Operating Temperature Range
Storage Temperature Range
SYMBOL
V
IN
V
CONT
V
I
V
OUT
P
D
T
opr
T
stg
RATINGS
10
GND-0.3
≤
V
CONT
≤
10
GND-0.3
≤
V
I
≤
V
IN
GND-0.3
≤
V
OUT
≤
10
(DMP-8) 300
(SSOP-8) 250
(VSP-8)
320
-25 to + 75
-40 to +125
(T
a
= 25ºC)
UNIT
V
V
V
V
mW
ºC
ºC
Note)
Decoupling capacitor should be connected between V
DD
and V
SS
due to the stabilized operation for the voltage
converter.
■
ELECTRICAL CHARACTERISTICS
+3V Version
PARAMETER
Input Voltage
Start Voltage
Oscillator Freq.
Output Voltage
Input Stability
Load Stability
Operating Current
Stand-by Current
Switching Current
STB Terminal
Input Voltage
SW Terminal
Input Voltage
CLK Terminal
Input Voltage
H level
L level
H level
L level
H level
L level
H level
L level
H level
L level
H level
L level
SYMBOL
V
IN
V
START
f
OSC
V
OUT
∆V
OUT1
∆V
OUT2
I
SS
I
Q
I
SI
V
STBH
V
STBL
V
SWH
V
SWL
V
CLKH
V
CLKL
I
STBH1
I
STBH2
I
STBL1
I
STBL2
I
SWH
I
SWL
I
CLKH
I
CLKL
NO LOAD
V
IN
= 1.5V
V
IN
= 1.5V, I
OUT
= 20mA
V
IN
= 1.5V to 2.0V
I
OUT
= 20mA
V
IN
= 1.5V
I
OUT
= 10µA to 25mA
V
IN
= V
STB
= 1.5V, NO LOAD
V
IN
= V
sw
= 1.5V
V
STB
= V
CLK
= 0V, NO LOAD
V
DS
= 0.2V
V
IN
= 1.5V
V
IN
= 1.5V
V
IN
= 1.5V
V
IN
= 1.5V
V
IN
= 1.5V
V
IN
= 1.5V
V
IN
= 1.5V, V
STB
= 1.0V
V
IN
= 1.5V, V
STB
= 1.5V
V
IN
= 1.5V, V
STB
= 0.4V
V
IN
= 1.5V, V
STB
= 0V
V
IN
= 1.5V, V
SW
= V
IN
V
IN
= 1.5V, V
SW
= 0V
V
IN
= 1.5V, V
CLK
= V
IN
V
IN
= 1.5V, V
CLK
= 0V
CONDITION
NORM
MIN.
-
-
20
2.91
-
-
-
-
-
1.0
-
1.0
-
1.0
-
-
-
-
-
-
-
-
-
TYP.
-
-
30
3.0
30
30
5.0
-
250
-
-
-
-
-
-
15
0.1
15
0.1
0.1
10
10
0.1
MAX.
5.0
1.0
50
3.09
100
100
10
0.2
-
-
0.4
-
0.4
-
0.4
30
-
30
-
-
30
30
-
UNIT
V
V
kHz
V
mV
mV
µA
µA
mA
V
V
V
V
V
V
µA
µA
µA
µA
µA
µA
µA
µA
(T
a
= 25°C)
MEASUREMENT
CIRCUIT
1
1
2
1
1
1
3
4
-
5
5
6
6
7
7
8
8
8
8
8
8
8
8
STB Terminal
Input Current
SW Terminal
Input Current
CLK Terminal
Input Current
-2-
Ver.2003-07-18
PCB设计
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
