NAU8402
Stereo 24-bit DAC with 2Vrms Line Out
emPowerAudio
™
1.
GENERAL DESCRIPTION
The NAU8402 is a high quality 24-bit stereo DAC with 2Vrms analog output capability. This device includes an
integrated charge pump enabling true ground referenced outputs and full 5.6Vpp output levels, while operating from
only a single 3.3V supply voltage. Additionally, the NAU8402 includes automatic pop/click elimination features and
high immunity to power supply and other system noise. This enables fast and efficient system integration while
minimizing external component costs. The NAU8402 is specified for operation from -40°C to +85°C. AEC-Q100 &
TS16949 compliant device is available upon request .
2.
FEATURES
Low Power, Low Voltage
Nominal Operating Voltage: 3.3V
Additional features
Low external parts count
High system noise immunity
Package: 16-pin TSSOP (Green/ROHS)
Operating voltage: 3.3-3.6V
Operating temperature range: -40° to +85°C
Applications
Game Consoles
DVD players
Set top boxes
Digital TVs
Stereo 24-bit DAC
Full 2Vrms output using only 3.3Vdc supply
True Ground Referenced analog outputs
Audio Performance
o
98dB SNR A-weighted performance
o
-82dB THD+N
o
68dB PSRR at 1kHz
o
108dB channel separation at 1kHz
Up to 96 kHz audio sample rate
Automatic pop/click elimination and output muting
for power-on and no-signal conditions
Interfaces
2
I S slave supporting up to 96 kHz sample rate
determined by clock frequency ratios.
Supports either 12.288MHz or 24.576MHz
master clock frequency w/auto rate detection for
sampling rate 24k, 48k and 96k Hz
Supports either 11.290MHz or 22.579MHz for
sampling rate 44.1kHz
CPCA
CPCB
CPOUT
LINEVDD
LINEGND
VDDA
VREF
VSSA
VDDB
/MUTEb
Line Drivers
LDAC
Charge
Pump
LLINEOUT
DAC
Digital Filters
RDAC
RLINEOUT
Control
Interface
Digital Audio Interface
IS
2
MCLK BCLK
FS
DACIN
emPowerAudio
™
Datasheet Revision 1.62
Page 1 of 22
March 28, 2013
NAU8402
3.
PIN CONFIGURATION
VSSA
VDDA
VREF
MUTEb
FS
DACIN
BCLK
MCLK
1
2
3
4
5
6
7
8
16
15
LLINEOUT
RLINEOUT
CPOUT
CPCB
LINEGND
CPCA
LINEVDD
VDDB
NAU8402
STEREO
24-BIT DAC
TSSOP16
14
13
12
11
10
9
Figure 1: NAU8402 Pin-Out
4.
PIN DESCRIPTION
Pin
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
Analog Ground
Analog Supply
Decoupling internal analog mid supply reference
Mute enabled, 1= Mute disabled
voltage
Frame Sync
Digital Audio Data Input
Bit Clock
Master Clock
Digital IO Supply
Line Out Charge Pump Supply
Charge Pump Capacitor Node A
Line Out Charge Pump Ground
Charge Pump Capacitor Node B
Charge Pump Decoupling Output
Right Channel Line Output
Left Channel Line Output
Table 1: Pin Description
Functionality
A/D
A
A
A
D
D
D
D
D
D
A
A
A
A
A
A
A
Pin Type
O
I
O
I
I
I
I
I
I
I
O
I
O
O
O
O
Pin Name
VSSA
VDDA
VREF
/MUTE
FS
DACIN
BCLK
MCLK
VDDB
LINEVDD
CPCA
LINEGND
CPCB
CPOUT
RLINEOUT
LLINEOUT
Notes
1.
2.
Unused analog input pins should be left as no-connection.
Any unused digital input pin must be tied high or low as appropriate.
emPowerAudio
™
Datasheet Revision 1.62
Page 2 of 22
March 28, 2013
NAU8402
5.
Table of Contents
1.
GENERAL DESCRIPTION
.................................................................................................................................1
2.
FEATURES
.........................................................................................................................................................1
3.
PIN CONFIGURATION
.......................................................................................................................................2
4.
PIN DESCRIPTION
.............................................................................................................................................2
5.
TABLE OF CONTENTS
......................................................................................................................................3
6.
LIST OF FIGURES
..............................................................................................................................................4
7.
LIST OF TABLES
...............................................................................................................................................4
8.
ABSOLUTE MAXIMUM RATINGS
.....................................................................................................................5
9.
OPERATING CONDITIONS
................................................................................................................................ 5
10.
ELECTRICAL CHARACTERISTICS
..................................................................................................................6
10.1. ANALOG OUTPUT LEVELS
.............................................................................................................................. 7
10.2. POWER CONSUMPTION
...................................................................................................................................7
11.
FUNCTIONAL DESCRIPTION
............................................................................................................................ 8
11.1. DIGITAL SIGNAL PATH
.............................................................................................................................. 8
11.2. DIGITAL AUDIO INTERFACE
.....................................................................................................................9
11.3. POWER ON AND OFF RESET
...................................................................................................................9
11.4. DEVICE CLOCKING
.................................................................................................................................. 10
12.5
MUTE / UN-MUTE SEQUENCE AND OPERATING MODES
................................................................... 11
12.6
POWER SUPPLY
...................................................................................................................................... 12
12.6.1 VREF
.......................................................................................................................................................... 12
12.6.2 CHARGE PUMP
........................................................................................................................................ 13
12.6.3 POWER DOMAINS
.................................................................................................................................... 13
12.
AUDIO INTERFACE TIMING DIAGRAM
.......................................................................................................... 14
12.1.
AUDIO INTERFACE MODE ....................................................................................................................... 14
12.2.
SYSTEM CLOCK (MCLK) TIMING DIAGRAM ........................................................................................... 15
13.
FILTER CHARACTERISTICS
........................................................................................................................... 16
13.1. DIGITAL FILTER CHARACTERISTICS
........................................................................................................... 16
13.2. ANALOG FILTER CHARACTERISTICS
.......................................................................................................... 17
14.
TYPICAL APPLICATION
.................................................................................................................................. 18
15.
PACKAGE SPECIFICATION: TSSOP-16
........................................................................................................ 19
16.
ORDERING INFORMATION
............................................................................................................................. 20
17.
VERSION HISTORY
......................................................................................................................................... 20
emPowerAudio
™
Datasheet Revision 1.62
Page 3 of 22
March 28, 2013
NAU8402
6.
List of Figures
Figure 1: NAU8402 Pin-Out ..........................................................................................................................................2
Figure 2: NAU8402 Digital Signal Path .........................................................................................................................8
Figure 3: NAU8402 Digital Interface Timing Diagram ...................................................................................................9
Figure 4: Power on and off Reset sequence .................................................................................................................9
Figure 5: Mute / Un-mute Sequence ........................................................................................................................... 11
Figure 6: VREF Connections ...................................................................................................................................... 12
Figure 7: Power Domains ............................................................................................................................................ 13
Figure 8: Audio Interface Mode Timing Diagram ......................................................................................................... 14
Figure 9: MCLK Timing Diagram ................................................................................................................................. 15
Figure 10: DAC Filter Frequency Response ............................................................................................................... 16
Figure 11: DAC Filter Ripple ....................................................................................................................................... 16
Figure 12: HPF Frequency Response ......................................................................................................................... 17
Figure 13: Application Diagram ................................................................................................................................... 18
7.
List of Tables
Table 1: Pin Description ................................................................................................................................................2
Table 2: MCLK And Sample Rate Frequencies........................................................................................................... 10
Table 3: Line Driver Power Up Delay .......................................................................................................................... 10
Table 4: Audio Interface Timing Parameters ............................................................................................................... 14
Table 5: MCLK Timing Parameter ............................................................................................................................... 15
Table 6: Digital Filter Characteristics............................................................................................................................ 16
Table 7: Analog Filter Characteristics .......................................................................................................................... 17
emPowerAudio
™
Datasheet Revision 1.62
Page 4 of 22
March 28, 2013
NAU8402
8.
ABSOLUTE MAXIMUM RATINGS
DESCRIPTION
SYMBOL
VDD
DV
IN
AV
IN
TA
Tst
CONDITION
VDDVSS
DV
IN
VSS
AV
IN
VSSA
MIN
-0.3
VSS – 0.3
VSSA – 0.3
-40
-65
MAX
4.5
VDDB + 0.30
VDDA + 0.30
+150
+150
Units
V
V
V
C
C
VDDB, LineVDD , VDDA supply voltages
Digital Input Voltage range
Analog Input Voltage
Temperature range
Storage Temperature
CAUTION: Do not operate at or near the maximum ratings listed for extended period of time. Exposure to such
conditions may adversely influence product reliability and result in failures not covered by warranty. These devices
are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
9.
OPERATING CONDITIONS
Condition
Symbol
LineVDD, VDDA
VDDB
LINEGND, VSSA
TA
-40
Min Value
3.0
1.7
Typical
Value
3.3
3.3
0
+85
Max Value
3.6
3.6
Units
V
V
V
C
Supply voltages
Supply voltage
Ground
Operating Temperature
emPowerAudio
™
Datasheet Revision 1.62
Page 5 of 22
March 28, 2013
求职招聘
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
