电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

74LVC32ABQ,115

产品描述OR Gate 4-Element 2-IN CMOS 14-Pin DHVQFN EP T/R
文件大小225KB,共14页
制造商Nexperia
官网地址https://www.nexperia.com
标准
下载文档 详细参数 选型对比 全文预览

74LVC32ABQ,115概述

OR Gate 4-Element 2-IN CMOS 14-Pin DHVQFN EP T/R

74LVC32ABQ,115规格参数

参数名称属性值
欧盟限制某些有害物质的使用Compliant
ECCN (US)EAR99
Part StatusActive
HTS8542.39.00.01
Logic FamilyLVC
Logic FunctionOR
Number of Elements per Chip4
Number of Element Inputs2-IN
Number of Output Enables per Element0
Number of Selection Inputs per Element0
Number of Element Outputs1
Maximum Propagation Delay Time @ Maximum CL (ns)2.5(Typ)@2.7V|2.2(Typ)@3.3V
Absolute Propagation Delay Time (ns)10.4
Process TechnologyCMOS
Maximum Low Level Output Current (mA)24
Maximum High Level Output Current (mA)-24
Minimum Operating Supply Voltage (V)1.2
Typical Operating Supply Voltage (V)3.3|2.5|1.8
Maximum Operating Supply Voltage (V)3.6
Typical Quiescent Current (uA)0.1
Maximum Quiescent Current (uA)40
Propagation Delay Test Condition (pF)50
Minimum Operating Temperature (°C)-40
Maximum Operating Temperature (°C)125
系列
Packaging
Tape and Reel
Supplier PackageDHVQFN EP
Pin Count14
MountingSurface Mount
Package Height0.95(Max)
Package Length3
Package Width2.5
PCB changed14

文档预览

下载PDF文档
74LVC32A
Rev. 7 — 27 May 2020
Quad 2-input OR gate
Product data sheet
1. General description
The 74LVC32A is a quad 2-input OR gate. Inputs can be driven from either 3.3 V or 5 V devices.
This feature allows the use of these devices as translators in mixed 3.3 V and 5 V environments.
Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times.
2. Features and benefits
Wide supply voltage range from 1.2 V to 3.6 V
Overvoltage tolerant inputs to 5.5 V
CMOS low power dissipation
Direct interface with TTL levels
Complies with JEDEC standard:
JESD8-7A (1.65 V to 1.95 V)
JESD8-5A (2.3 V to 2.7 V)
JESD8-C/JESD36 (2.7 V to 3.6 V)
ESD protection:
HBM JESD22-A114F exceeds 2000 V
MM JESD22-A115-B exceeds 200 V
CDM JESD22-C101E exceeds 1000 V
Specified from -40 °C to +85 °C and -40 °C to +125 °C
3. Ordering information
Table 1. Ordering information
Type number
Package
Temperature range
74LVC32AD
74LVC32ADB
74LVC32APW
74LVC32ABQ
-40 °C to +125 °C
-40 °C to +125 °C
-40 °C to +125 °C
-40 °C to +125 °C
Name
SO14
SSOP14
TSSOP14
Description
plastic small outline package; 14 leads;
body width 3.9 mm
plastic shrink small outline package; 14 leads;
body width 5.3 mm
plastic thin shrink small outline package; 14 leads;
body width 4.4 mm
Version
SOT108-1
SOT337-1
SOT402-1
SOT762-1
DHVQFN14 plastic dual in-line compatible thermal enhanced
very thin quad flat package; no leads; 14 terminals;
body 2.5 × 3 × 0.85 mm

74LVC32ABQ,115相似产品对比

74LVC32ABQ,115 74LVC32AD,112 74LVC32AD/S410,118
描述 OR Gate 4-Element 2-IN CMOS 14-Pin DHVQFN EP T/R OR Gate 4-Element 2-IN CMOS 14-Pin SO Bulk OR Gate 4-Element 2-IN CMOS 14-Pin SO T/R
欧盟限制某些有害物质的使用 Compliant Compliant Supplier Unconfirmed
ECCN (US) EAR99 EAR99 EAR99
Logic Family LVC LVC LVC
Logic Function OR OR OR
Number of Elements per Chip 4 4 4
Number of Element Inputs 2-IN 2-IN 2-IN
Number of Element Outputs 1 1 1
Maximum Propagation Delay Time @ Maximum CL (ns) 2.5(Typ)@2.7V|2.2(Typ)@3.3V 2.5(Typ)@2.7V|2.2(Typ)@3.3V 2.5(Typ)@2.7V|2.2(Typ)@3.3V
Absolute Propagation Delay Time (ns) 10.4 10.4 10.4
Process Technology CMOS CMOS CMOS
Maximum Low Level Output Current (mA) 24 24 24
Maximum High Level Output Current (mA) -24 -24 -24
Minimum Operating Supply Voltage (V) 1.2 1.2 1.2
Typical Operating Supply Voltage (V) 3.3|2.5|1.8 1.8|2.5|3.3 1.8|2.5|3.3
Maximum Operating Supply Voltage (V) 3.6 3.6 3.6
Typical Quiescent Current (uA) 0.1 0.1 0.1
Maximum Quiescent Current (uA) 40 40 40
Propagation Delay Test Condition (pF) 50 50 50
Minimum Operating Temperature (°C) -40 -40 -40
Maximum Operating Temperature (°C) 125 125 125
系列
Packaging
Tape and Reel Bulk Tape and Reel
Supplier Package DHVQFN EP SO SO
Pin Count 14 14 14
Mounting Surface Mount Surface Mount Surface Mount
Package Height 0.95(Max) 1.45(Max) 1.45(Max)
Package Length 3 8.75(Max) 8.75(Max)
Package Width 2.5 4(Max) 4(Max)
PCB changed 14 14 14
Part Status Active LTB -
HTS 8542.39.00.01 8542.39.00.01 -

技术资料推荐更多

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 980  434  1272  2162  1679  20  9  26  44  34 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved