电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

BUS-61565-57K

产品描述Micro Peripheral IC
产品类别微控制器和处理器   
文件大小50KB,共4页
制造商Data Device Corporation
下载文档 详细参数 全文预览

BUS-61565-57K概述

Micro Peripheral IC

BUS-61565-57K规格参数

参数名称属性值
厂商名称Data Device Corporation
包装说明,
Reach Compliance Codecompliant
Is SamacsysN
Base Number Matches1

文档预览

下载PDF文档
BUS-61553
MIL-STD-1553 ADVANCED INTEGRATED
MUX (AIM ) HYBRID
ALSO
SEE
IDE
R’S GU
USE
DESCRIPTION
DDC’s
BUS-61553
Advanced
Integrated Mux (AIM) Hybrid is a
complete
MIL-STD-1553
Bus
Controller (BC), Remote Terminal
Unit (RTU), and Bus Monitor (MT)
device. Packaged in a single 78-pin
DIP package, the BUS-61553 con-
tains dual low-power transceivers,
complete BC/RT/MT protocol logic, a
MIL-STD-1553-to-host interface unit
and 8K x 16 RAM.
Using an industry standard dual
transceiver and standard status and
control signals, the BUS-61553 sim-
plifies system integration at both the
MIL-STD-1553 and host processor
interface levels.
All 1553 operations are controlled
through the CPU access to the
shared 8K x 16 RAM. To ensure
maximum design flexibility, memory
control lines are provided for attach-
ing external RAM to the BUS-61553
address and data buses and for dis-
abling internal memory; the total
combined memory space can be
expanded to 64K x 16. All 1553 trans-
fers are entirely memory-mapped;
thus the CPU interface requires
minimal hardware and/or software
support.
The BUS-61553 operates over the
full military -55°C to +125°C temper-
ature range. Available screened to
MIL-PRF-38534, the BUS-61553 is
ideal for demanding military and
industrial microprocessor-to-1553
interface applications.
FEATURES
• Fully Intergrated Terminal
Including:
–Dual Transceiver
–BC/RT/MT Protocol
–Memory Management Unit
–Processor lnterface Logic
–8K x 16 RAM
• CMOS and Bipolar Technologies
• Internal Interrupt Status and Time
Tag Registers
• High Reliability
• 883B Processing Available
BUS-25679
8
1
DATA
BUS A
2
4
3
TRANSCEIVER A
TX INH
TX
RX
RX
CONTENTION
RESOLVER
INTERRUPT
GENERATOR
CLOCK IN
CHANNEL A
ENCODER/
DECODER
MEMORY
TIMING
CPU
TIMING
MSTRCLR
SELECT
STRBD
READYD
RD/WR
MEM/REG
EXTEN
EXTLD
INT
TRANSFORMER A
768
µs
TIME OUT
PROTOCOL
CONTROLLER
A15-A00
BUS-25679
8
DATA
BUS B
4
1
2
3
TX INH
TX
RX
RX
TRANSCEIVER B
D15-D00
TRANSFORMER B
CHANNEL B
ENCODER/
DECODER
8K x 16
SHARED RAM
PARITY
CHECKER
RT ADDR
RTAD0
RTAD1
RTAD2
RTAD3
RTAD4
RTAD P
RTPARERR
RAM
FIGURE 1. BU-61553 BLOCK DIAGRAM
© 1987, 1999 Data Device Corporation
电机驱动热点问答:理解电流额定值
如果你曾经寻找过一款德州仪器 (TI) 器件,那么你就很有可能看到过图1中显示的工具。这个产品选择工具功能强大,能够帮助你快速审查数百种器件。http://www.deyisupport.com/resized-im ......
dontium 微控制器 MCU
这个程序该怎么写呢?
D:\Backup\我的文档\My Pictures\dsPIC (1)输入和输出的高电平宽度均相同 (2)根据前2个脉冲的时间间隔,插入一个脉冲,使得 B1=2C1 B2=2C2 B3=2C3 (3)对于第一个脉冲,因为尚不 ......
wanghuahua 嵌入式系统
我的WinCE核启动不起来!
下面是我通过kitl返回的信息: Cannot access selected Device from service host. Debugger could not initialize connection. The Kernel Debugger is waiting to connect with target. T ......
eugenew 嵌入式系统
【设计工具】FPGA的xilinx培训[中际赛威FPGA技术培训系列课程].part1
本课程主要内容来自Xilinx全球大学计划Professor Workshops 英文版和Xilinx其它相关技术材料。Xilinx公司是世界可编程 逻辑器件设计、生产和开发技术的领导者,拥有最先进的 可编程逻辑器件产品 ......
nwx8899 FPGA/CPLD
芯体验|灵动MM32 eminiboard免费测评试用,等你来!
十年难遇的中秋和国庆同一天,马上就要到了~你准备怎么度过?这是个特殊的双庆假期,可能相对来说,大家出游的概率,时间长短上都有所减少,可能有一部分人就不出门了。不如来玩玩板子吧~ ......
okhxyyo 国产芯片交流
DSP串口SCI最高效的接收和发送不定长度的方案
本文介绍dsp高效接收和发送不定长度的数据,该方法减小cpu的中断次数,经过长时间检验,该方法安全可靠效率最大。我使用的是28034只有4级FIFO,在优化前中断深度设置为1,cpu频繁中断,导致正常 ......
fish001 DSP 与 ARM 处理器

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1658  2039  2400  1088  1714  56  31  2  11  43 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved