DATASHEET
ZERO DELAY, LOW SKEW BUFFER
Description
The MK2304-1 is a low jitter, low skew, high performance
Phase Lock Loop (PLL) based zero delay buffer for high
speed applications. Based on IDT’s proprietary low jitter
PLL techniques, the device provides four low skew outputs
at speeds up to 133 MHz at 3.3 V. The MK2304-1 includes
two banks of two outputs each 1X. In the zero delay mode,
the rising edge of the input clock is aligned with the rising
edges of all 4 outputs. Compared to competitive CMOS
devices, the MK2304-1 has the lowest jitter.
IDT manufactures the largest variety of clock generators
and buffers and is the largest clock supplier in the world.
MK2304-1
Features
•
•
•
•
•
•
Packaged in 8-pin SOIC
Zero input-output delay
2 banks of two 1X outputs
Output to output skew is less than 200 ps
Output clocks up to 133 MHz at 3.3 V
Full CMOS outputs with 8 mA output drive capability at
TTL levels at 3.3 V
Spectrum clock generators
•
Spread Smart
TM
technology Works with Spread
•
Advanced, low power, sub micron CMOS process
•
Operating voltage of 3.3 V
•
Available in industrial temperature range
Block Diagram
VDD
1
FBIN
PLL
CLKIN
CLKA1
CLKA2
BANK
A
CLKB1
CLKB2
BANK
B
1
GND
IDT®
ZERO DELAY, LOW SKEW BUFFER
1
MK2304-1
REV G 072710
MK2304-1
ZERO DELAY, LOW SKEW BUFFER
ZDB
Pin Assignment
Feedback Configuration Table
Feedback From
Bank A
Bank B
CLKA1:A2
CLKIN
CLKIN
CLKB1:B2
CLKIN
CLKIN
REF
CLKA1
CLKA2
GND
1
2
3
4
8
7
6
5
FBK
VDD
CLKB2
CLKB1
8 Pi n ( 150 mi l ) SOI C
Pin Descriptions
Pin
Number
1
2
3
4
5
6
7
8
Pin Name
REF
CLKA1
CLKA2
GND
CLKB1
CLKB1
VDD
FBK
Pin Type
Input
Output
Output
Power
Output
Output
Power
Input
Pin Description
Clock input. Connect to input clock source. 5 V tolerant input.
Clock A1 output.
Clock A2 output.
Connect to ground.
Clock B1 output.
Clock B2 output.
3.3 V Power Supply.
PLL feedback input.
IDT®
ZERO DELAY, LOW SKEW BUFFER
2
MK2304-1
REV G 072710
MK2304-1
ZERO DELAY, LOW SKEW BUFFER
ZDB
External Components
The Mk2304-1 requires a minimum number of external components for proper operation. Decoupling capacitors of
0.1μF should be connected between VDD and GND, as close to the part as possible. A 33Ω series terminating
resistor should be used on each clock output to reduce reflections.
Absolute Maximum Ratings
Stresses above the ratings listed below can cause permanent damage to the MK2304-1. These ratings, which are
standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these
or any other conditions above those indicated in the operational sections of the specifications is not implied.
Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical
parameters are guaranteed only over the recommended operating temperature range.
Item
Supply Voltage, VDD
All Inputs and Outputs, except CLKIN
CLKIN
Ambient Operating Temperature (commercial)
Ambient Operating Temperature (industrial)
Storage Temperature
Junction Temperature
Soldering Temperature
7V
Rating
-0.5 V to VDD+0.5 V
-0.5 V to +5.5 V
0 to +70
°
C
-40 to +85
°
C
-65 to +150
°
C
175
°
C
260
°
C
Recommended Operation Conditions
Parameter
Ambient Operating Temperature (commercial)
Ambient Operating Temperature (industrial)
Power Supply Voltage (measured in respect to GND)
Min.
0
-40
+3.0
Typ.
Max.
+70
+85
+3.6
Units
°
C
°
C
V
IDT®
ZERO DELAY, LOW SKEW BUFFER
3
MK2304-1
REV G 072710
MK2304-1
ZERO DELAY, LOW SKEW BUFFER
ZDB
DC Electrical Characteristics
VDD=3.3 V ±10%
, Commercial temperature 0 to +70° C
Parameter
Operating Voltage
Input High Voltage
Input Low Voltage
Output High Voltage
Output Low Voltage
Operating Supply Current
100 MHz, CLKIN
Short Circuit Current
Input Capacitance
Symbol
VDD
V
IH
V
IL
V
OH
V
OL
IDD
I
OS
C
IN
Conditions
Min.
3.0
2
Typ.
Max.
3.6
0.8
Units
V
V
V
V
V
mA
mA
pF
I
OH
= -8 mA
I
OL
= 8 mA
No Load
Each output
FBIN
2.4
0.4
45
TBD
7
VDD=3.3 V ±10%
, Industrial temperature -40 to +85° C
Parameter
Operating Voltage
Input High Voltage
Input Low Voltage
Output High Voltage
Output Low Voltage
Operating Supply Current
100 MHz, CLKIN
Short Circuit Current
Input Capacitance
Symbol
VDD
V
IH
V
IL
V
OH
V
OL
IDD
I
OS
C
IN
Conditions
Min.
3.0
2
Typ.
Max.
3.6
0.8
Units
V
V
V
V
V
mA
mA
pF
I
OH
= -8 mA
I
OL
= 8 mA
No Load
Each output
FBIN
2.4
0.4
45
TBD
7
IDT®
ZERO DELAY, LOW SKEW BUFFER
4
MK2304-1
REV G 072710
MK2304-1
ZERO DELAY, LOW SKEW BUFFER
ZDB
AC Electrical Characteristics
VDD = 3.3 V ±10%
, Commercial Temperature 0 to +70° C
Parameter
Output Frequency
Output Frequency
Output Rise Time
Output Rise Time
Output Fall Time
Output Fall Time
Output Clock Duty Cycle
Output Clock Duty Cycle
Device to Device skew, equally
loaded
Output to Output skew, equally
loaded, On same bank
Skew from Output Bank A to
Output Bank B
Delay CLKIN Rising Edge to
FBIN Rising Edge
Maximum Absolute Jitter
Cycle to Cycle Jitter
30 pF loads
66.67 MHz outputs
15pF loads
66.67 MHz outputs
PLL Lock Time
t
LOCK
Stable power supply, valid
clocks on CLKIN, FBIN
t
OR
t
OR
t
OF
t
OF
Symbol
Conditions
FBIN to CLKA1,
30 pF Load
FBIN to CLKA1,
15 pf Load
0.8 to 2.0 V, C
L
=30 pF
0.8 to 2.0 V, C
L
=15 pF
0.8 to 2.0 V, C
L
=30 pF
0.8 to 2.0 V, C
L
=15 pF
At 1.4 V, CL=30 pf
At 1.4 V, CL=15 pf
Rising edges at VDD/2
Rising edges at VDD/2
All outputs equally loaded
Measured at VDD/2
Min.
10
10
Typ.
Max. Units
100
133
2.2
1.5
2.2
1.5
MHz
MHz
ns
ns
ns
ns
%
%
ps
ps
ps
ps
ps
200
175
1
ps
ps
ms
40
45
50
50
60
55
500
200
400
±250
300
VDD = 3.3V ±10%
, Industrial Temperature -40 to +85° C
Parameter
Output Frequency
Output Frequency
Output Rise Time
Output Rise Time
Output Fall Time
Output Fall Time
t
OR
t
OR
t
OF
t
OF
Symbol
Conditions
FBIN to CLKA1,
30 pF Load
FBIN to CLKA1,
15 pf Load
0.8 to 2.0 V, C
L
=30 pF
0.8 to 2.0 V, C
L
=15 pF
0.8 to 2.0 V, C
L
=30 pF
0.8 to 2.0 V, C
L
=15 pF
Min.
10
10
Typ.
Max. Units
100
133
2.5
1.5
2.5
1.5
MHz
MHz
ns
ns
ns
ns
IDT®
ZERO DELAY, LOW SKEW BUFFER
5
MK2304-1
REV G 072710
嵌入式系统
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
