Preliminary
PLL502-11
96MHz – 200MHz Low Phase Noise PECL VCXO (12 – 25MHz Crystals)
FEATURES
•
•
•
•
•
•
•
•
Low phase noise output for the 96MHz to
200MHz range (-125 dBc at 10kHz offset).
PECL output.
12 to 25MHz crystal input.
Integrated crystal load capacitor: no external
load capacitor required.
Output Enable selector.
Wide pull range (min. +/-190 ppm)
3.3V operation.
Available in 16 Pin TSSOP or SOIC.
PIN CONFIGURATION
VDD
VDD
XIN
XOUT
OE
VIN
GND
1
2
16
15
VDD
GND_BUF
CLKBAR
VDD_BUF
CLK
GND_BUF
GND
GND
PLL 502-11
3
4
5
6
7
8
14
13
12
11
10
9
DESCRIPTION
The PLL502-11 is a monolithic low jitter and low
phase noise (-125dBc/Hz @ 10kHz offset) VCXO IC
with PECL output, for 96MHz to 200MHz output
range. It allows the control of the output frequency
with an input voltage (VIN), using a low cost crystal.
The chip provides a pullable output at a frequency of
F
XIN
x 8. This makes the PLL502-11 ideal for a wide
range of applications, including 155.52MHz for
SONET.
GND
F
OUT
= F
XIN
x 8
OE (Pin 5)
0 (Default)
1
Output State
Output enabled
Tri-state
Pin 5: Logical states are defined at PECL levels.
BLOCK DIAGRAM
VCO
Divider
Reference
Divider
Phase
Comparator
Charge
Pump
Loop
Filter
VCO
CLKBAR
CLK
XIN
XOUT
XTAL
OSC
VARICAP
OE
VIN
47745 Fremont Blvd., Fremont, California 94538 TEL (510) 492-0990 FAX (510) 492-0991
Rev 7/15/02 Page 1
Preliminary
PLL502-11
96MHz – 200MHz Low Phase Noise PECL VCXO (12 – 25MHz Crystals)
PIN DESCRIPTIONS
Name
VDD
XIN
XOUT
OE
VIN
GND
GND_BUF
CLK
VDD_BUF
CLKB
Number
1,2,16
3
4
5
6
7,8,9,10
11,15
12
13
14
Type
P
I
I
I
I
P
P
O
P
O
Crystal input pin.
Crystal output pin.
Output enable input pin. Disables (tri-state) output when low. Internal
pull-up enables output by default if pin is not connected to low.
Frequency control voltage input pin.
GND Power connectors.
GND connector for output buffers.
True clock output pin.
+3.3V Power supply connector for output buffers.
Complementary clock output pin.
Description
+3.3V Power supply connectors.
ELECTRICAL SPECIFICATIONS
1. Absolute Maximum Ratings
PARAMETERS
Supply Voltage
Input Voltage, dc
Output Voltage, dc
Storage Temperature
Ambient Operating Temperature*
Junction Temperature
Lead Temperature (soldering, 10s)
Input Static Discharge Voltage Protection
SYMBOL
V
DD
V
I
V
O
T
S
T
A
T
J
V
SS
-
0.5
V
SS
-
0.5
-65
-40
MIN.
MAX.
7
V
DD
+
0.5
V
DD
+
0.5
150
85
125
260
2
UNITS
V
V
V
°C
°C
°C
°C
kV
Exposure of the device under conditions beyond the limits specified by Maximum Ratings for extended periods may cause permanent damage to the
device and affect product reliability. These conditions represent a stress rating only, and functional operations of the device at these or any other
conditions above the operational limits noted in this specification is not implied.
*
Note:
Operating Temperature is guaranteed by design for all parts (COMMERCIAL and INDUSTRIAL), but tested for INDUSTRIAL grade only.
47745 Fremont Blvd., Fremont, California 94538 TEL (510) 492-0990 FAX (510) 492-0991
Rev 7/15/02 Page 2
Preliminary
PLL502-11
96MHz – 200MHz Low Phase Noise PECL VCXO (12 – 25MHz Crystals)
2. Crystal Specifications
PARAMETERS
Crystal Resonator
Frequency
Crystal Loading Rating
Crystal Pullability
Recommended ESR
SYMBOL
F
XIN
C
L
(xtal)
C
0
/C
1 (xtal)
R
E
CONDITIONS
Parallel Fundamental
Mode
At VIN = 1.65V
AT cut
MIN.
12
TYP.
MAX.
25
UNITS
MHz
pF
9.5
250
30
-
Ω
AT cut
Note:
Crystal Loading rating: 9.5pF is the loading the crystal sees from the VCXO chip at VIN = 1.65V. It is assumed that the crystal will be at nominal
frequency at this load. If the crystal requires more load to be at nominal frequency, the additional load must be added externally. This however may
reduce the pull range.
3. Voltage Control Crystal Oscillator
PARAMETERS
VCXO Stabilization Time *
SYMBOL
T
VCXOSTB
CONDITIONS
From power valid
MIN.
TYP.
10
MAX.
UNITS
ms
VCXO Tuning Range
CLK output pullability
Linearity
VCXO Tuning Characteristic
VCON pin input impedance
VCON modulation BW
F
XIN
= 12 - 25MHz;
XTAL C
0
/C
1
< 250
0V
≤
VCON
≤
3.3V
380
±190
5
115
ppm
ppm
10
%
ppm/V
kΩ
kHz
2000
0V
≤
VCON
≤
3.3V, -3dB
25
Note:
Parameters denoted with an asterisk (*) represent nominal characterization data and are not production tested to any specific limits.
4. General Electrical Specifications
PARAMETERS
Supply Current, Dynamic
(with Loaded Outputs)
Operating Voltage
Output Clock Duty Cycle
Short Circuit Current
SYMBOL
I
DD
V
DD
@ Vdd – 1.3V (PECL)
PECL
3.13
45
50
±50
CONDITIONS
MIN.
TYP.
MAX.
80
3.47
55
UNITS
mA
V
%
mA
47745 Fremont Blvd., Fremont, California 94538 TEL (510) 492-0990 FAX (510) 492-0991
Rev 7/15/02 Page 3
Preliminary
PLL502-11
96MHz – 200MHz Low Phase Noise PECL VCXO (12 – 25MHz Crystals)
5. Jitter and Phase Noise specification
PARAMETERS
Period jitter RMS at 155MHz
Accumulated jitter RMS at 155MHz
Integrated jitter RMS at 155MHz
Phase Noise relative to carrier
Phase Noise relative to carrier
Phase Noise relative to carrier
Phase Noise relative to carrier
Phase Noise relative to carrier
Note: Phase Noise measured at VIN = 0V
CONDITIONS
With capacitive decoupling
between VDD and GND.
With capacitive decoupling
between VDD and GND. Over
10,000 cycles.
Integrated 12 kHz to 20 MHz
155MHz @10Hz offset
155MHz @100Hz offset
155MHz @1kHz offset
155MHz @10kHz offset
155MHz @100kHz offset
MIN.
TYP.
9
TBM
3
-60
-90
-112
-125
-123
MAX.
UNITS
ps
ps
4
ps
dBc/Hz
dBc/Hz
dBc/Hz
dBc/Hz
dBc/Hz
47745 Fremont Blvd., Fremont, California 94538 TEL (510) 492-0990 FAX (510) 492-0991
Rev 7/15/02 Page 4
Preliminary
PLL502-11
96MHz – 200MHz Low Phase Noise PECL VCXO (12 – 25MHz Crystals)
6. PECL Electrical Characteristics
PARAMETERS
Output High Voltage
Output Low Voltage
SYMBOL
V
OH
V
OL
CONDITIONS
R
L
= 50
Ω
to (V
DD
– 2V)
(see figure)
MIN.
V
DD
– 1.025
V
DD
– 1.620
MAX.
UNITS
V
V
7. PECL Switching Characteristics
PARAMETERS
Clock Rise Time
Clock Fall Time
SYMBOL
t
r
t
f
CONDITIONS
@20/80% - PECL
@80/20% - PECL
MIN.
TYP.
0.6
0.5
MAX.
1.5
1.5
UNITS
ns
ns
PECL Levels Test Circuit
OUT
VDD
OUT
PECL Output Skew
50Ω
2.0V
50%
50Ω
OUT
OUT
t
SKEW
PECL Transistion Time Waveform
DUTY CYCLE
45 - 55%
55 - 45%
OUT
80%
50%
20%
OUT
t
R
t
F
47745 Fremont Blvd., Fremont, California 94538 TEL (510) 492-0990 FAX (510) 492-0991
Rev 7/15/02 Page 5
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
