Preliminary
PLL600-27B
Ultra Low Current XO 10 MHz to 52 MHz
FEATURES
•
•
•
•
•
•
•
•
Low phase noise (-145 dBc @ 10kHz offset).
CMOS output with OE tri-state control.
Ultra Low current consumption ( <2mA, at
27MHz, 3.3V)
10 to 52MHz fundamental or 3
rd
OT crystal input.
12mA drive capability at TTL output.
Low jitter (RMS): 2.5ps period jitter.
1.8V, 2.5V and 3.3V DC operation.
Available in 8 pin SOIC
PIN ASSIGNMENT (PACKAGE)
XIN/FIN
OE^
DNC
GND
1
2
3
4
8
7
6
5
XOUT
DNC
VDD
CLK
^ : denotes internal pull-up
DESCRIPTION
The PLL600-27B form a low cost family of XO IC’s,
designed to consume the lowest current on the mar-
ket for the 10MHz to 52MHz range. It accepts fun-
damental resonant mode crystal input from 10 to
52MHz. Providing less than -145 dBc at 10kHz offset
at 30MHz and with a very low jitter (2.5 ps RMS pe-
riod jitter) makes this chip ideal for applications re-
quiring low current frequency sources.
OE^
GND
XIN/FIN
8-pin SOIC
PLL600-27B
1
2
3
6
5
4
CLK
VDD
XOUT
SOT-23
PLL600-27B
BLOCK DIAGRAM
PAD LAYOUT
32 m il
XO U T
(812, 986)
XIN/FIN
XOUT
8
XTAL
OSC
CLK
OE
39 mil
XIN
OE
1
2
7
6
D NC
VD D
OSCSEL
DNC
G ND
(0,0)
3
4
D ie ID:
C 500A
-0505
-05K
5
CLK
Y
X
OE LOGIC SELECTION TABLE
OE^
0
1(default)
OUTPUT
Disabled - osc. off
Enabled
47745 Fremont Blvd., Fremont, California 94538 Tel (510) 492-0990 Fax (510) 492-0991
www.phaselink.com
Rev 11/03/05 Page 1
Preliminary
^ Internal Pull-up, default value is ‘1’ when not connected.
PLL600-27B
Ultra Low Current XO 10 MHz to 52 MHz
PACKAGE PIN DESCRIPTION
Name
XIN/FIN
OE
DNC
GND
CLK
VDD
DNC
XOUT
Pin No.
SOT-6
SOIC-8
1
2
3
4
5
6
7
8
3
1
-
2
6
5
-
4
Pad
No.
1
2
4
3
5
6
7
8
X (µm)
94.18
94.16
94.18
94.19
715.31
715.31
715.47
476.91
Y (µm)
768.60
605.03
331.76
140.38
203.87
455.73
626.72
888.88
Type
I
I
-
P
O
P
-
O
Description
Crystal input or reference clock input pin.
Output Enable input. See Table on page 1.
Do Not Connect.
Ground connection.
Output clock.
Power supply connection.
Do Not Connect.
Crystal output.
OE has internal pull-up resistor, so the default value is ‘1’ when not connected.
ELECTRICAL SPECIFICATIONS
1. Absolute Maximum Ratings
PARAMETERS
Supply Voltage
Input Voltage, dc
Output Voltage, dc
Storage Temperature
Ambient Operating Temperature*
Junction Temperature
Lead Temperature (soldering, 10s)
ESD Protection, Human Body Model
SYMBOL
V
DD
V
I
V
O
T
S
T
A
T
J
MIN.
-0.5
-0.5
-65
-40
MAX.
4.6
V
DD
+0.5
V
DD
+0.5
150
85
125
260
2
UNITS
V
V
V
°C
°C
°C
°C
kV
Exposure of the device under conditions beyond the limits specified by Maximum Ratings for extended periods may cause permanent damage to the
device and affect product reliability. These conditions represent a stress rating only, and functional operations of the device at these or any other
conditions above the operational limits noted in this specification is not implied.
*
Note:
Operating Temperature is guaranteed by design for all parts (COMMERCIAL and INDUSTRIAL), but tested for COMMERCIAL grade only.
47745 Fremont Blvd., Fremont, California 94538 Tel (510) 492-0990 Fax (510) 492-0991
www.phaselink.com
Rev 11/03/05 Page 2
Preliminary
2. AC Electrical Specifications
PARAMETERS
Input Crystal Frequency
Settling time
At power-up
(Vdd reaches 1.62V)
Disable to enable, osc. Off
Disable to enable, osc. On
0.8V ~ 2.0V with 10 pF load
0.3V ~ 3.0V with 15 pF load
Frequency vs. VDD +/- 10%
Measured @ 50% V
DD
PLL600-27B
UNITS
MHz
ms
ms
µs
ns
0.8
55
ppm
%
Ultra Low Current XO 10 MHz to 52 MHz
CONDITIONS
MIN.
10
TYP.
MAX.
52
10
10
500
Output Clock Rise/Fall Time
VDD sensitivity
Output Clock Duty Cycle
1.15
2.4
0.8
45
50
3. Jitter and Phase Noise Specifications
PARAMETERS
RMS Period Jitter
(1 sigma – 10,000 samples)
Phase Noise relative to carrier
Phase Noise relative to carrier
Phase Noise relative to carrier
Phase Noise relative to carrier
Phase Noise relative to carrier
CONDITIONS
With capacitive decoupling
between VDD and GND.
27MHz @100Hz offset
27MHz @1kHz offset
27MHz @10kHz offset
27MHz @100kHz offset
27MHz @1MHz offset
MIN.
TYP.
2.1
-108
-135
-147
-148
-148
MAX.
2.5
UNITS
ps
dBc/Hz
dBc/Hz
dBc/Hz
dBc/Hz
dBc/Hz
4. DC Specification
PARAMETERS
Supply Current, Dynamic,
with Loaded Outputs
(at VDD = 3.3V)
Operating Voltage
Output High Voltage
Output Low Voltage
Output High Voltage at
CMOS level
Output drive current
Short Circuit Current
SYMBOL
At
At
At
At
At
CONDITIONS
10MHz, Cload=15pF
13.5MHz, Cload=15pF
17.7MHz, Cload=15pF
27MHz, Cload=15pF
48MHz, Cload=15pF
MIN.
TYP.
1.3
1.5
1.7
2.3
4.0
MAX.
1.5
1.7
2.0
2.7
4.6
3.63
UNITS
I
DD
mA
V
DD
V
OH
V
OL
V
OHC
I
OH
= -12mA (3.3V)
I
OL
= 12mA (3.3V)
I
OH
= -4mA
At TTL level (3.3V)
(3.3V)
1.62
2.4
V
V
0.4
V
DD
– 0.4
12
17
±50
V
V
mA
mA
47745 Fremont Blvd., Fremont, California 94538 Tel (510) 492-0990 Fax (510) 492-0991
www.phaselink.com
Rev 11/03/05 Page 3
Preliminary
PLL600-27B
UNITS
MHz
pF
µW
µW
pF
pF
Ω
Ultra Low Current XO 10 MHz to 52 MHz
5. Crystal Specifications
PARAMETERS
Crystal Resonator Frequency
Crystal Loading Rating
Maximum Sustainable Drive Level
Operating Drive Level
C0 (for frequencies below 30MHz)
C0 (for frequencies above 30MHz)
ESR
SYMBOL
F
XIN
C
L (xtal)
MIN.
10
TYP.
8.5
MAX.
52
200
50
5
4
30
R
S
Note:
A detailed crystal specification document is also available for this part
PACKAGE INFORMATION
SOIC (8L)
Symbol
A
A1
A2
B
C
D
E
H
L
e
Dimension
Min.
1.47
0.1
0.33
in MM
Max.
1.73
0.25
0.51
D
E
H
4.8
4.95
3.8
4.0
6.0 BSC
0.38
1.27
1.27 BSC
A2 A
A1
e
b
C
L
SOT-23 (6L)
Symbol
A
A1
A2
B
C
D
E
H
L
e
Dimension in MM
Min.
Max.
1.05
1.35
0.05
0.15
1.00
1.20
0.30
0.50
0.08
0.20
2.80
3.00
1.50
1.70
2.60
3.00
0.35
0.55
0.95 BSC
E
H
D
A2 A
A1
e
b
C
L
47745 Fremont Blvd., Fremont, California 94538 Tel (510) 492-0990 Fax (510) 492-0991
www.phaselink.com
Rev 11/03/05 Page 4
Preliminary
PLL600-27B
Ultra Low Current XO 10 MHz to 52 MHz
ORDERING INFORMATION
For part ordering, please contact our Sales Department:
47745 Fremont Blvd., Fremont, CA 94538, USA
Tel: (510) 492-0990 Fax: (510) 492-0991
PART NUMBER
The order number for this device is a combination of the following:
Device number, Package type and Operating temperature range
PLL600-27B X X X-R
PART NUMBER
NONE= TUBE
R= TAPE AND REEL
NONE= NORMAL PACKAGE
L= GREEN PACKAGE
TEMPERATURE
C=COMMERCIAL
I= INDUSTRIAL
PACKAGE TYPE
S=SOIC
T= SOT
Note:
PhaseLink Supports GREEN Packaging
Part / Order Number
PLL600-27BSC
PLL600-27BSC-R
PLL600-27BSCL
PLL600-27BSCL-R
PLL600-27BTCL-R
Marking
P600-27BSC
P600-27BSC
P600-27BSCL
P600-27BSCL
P600-27BTC
8-Pin
8-Pin
8-Pin
8-Pin
6-Pin
Package Option
SOIC (Tube)
SOIC (Tape and Reel)
SOIC (Tube), GREEN
SOIC (Tape and Reel), GREEN
SOT (Tape and Reel)
PhaseLink Corporation, reserves the right to make changes in its products or specifications, or both at any time without notice. The information fur-
nished by Phaselink is believed to be accurate and reliable. However, PhaseLink makes no guarantee or warranty concerning the accuracy of said
information and shall not be responsible for any loss or damage of whatever nature resulting from the use of, or reliance upon this product.
LIFE SUPPORT POLICY:
PhaseLink’s products are not authorized for use as critical components in life support devices or systems without the ex-
press written approval of the President of PhaseLink Corporation.
47745 Fremont Blvd., Fremont, California 94538 Tel (510) 492-0990 Fax (510) 492-0991
www.phaselink.com
Rev 11/03/05 Page 5
嵌入式系统
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
