b. See Reliability Manual for profile. The ChipFET is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singula-
tion process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder inter-
connection.
c. Rework Conditions: manual soldering with a soldering iron is not recommended for leadless components.
Document Number: 71324
S-21251—Rev. B, 05-Aug-02
www.vishay.com
1
Si5475DC
Vishay Siliconix
SPECIFICATIONS (T
J
= 25_C UNLESS OTHERWISE NOTED)
Parameter
Static
Gate Threshold Voltage
Gate-Body Leakage
Zero Gate Voltage Drain Current
On-State Drain Current
a
V
GS(th)
I
GSS
I
DSS
I
D(on)
V
DS
= V
GS
, I
D
= --I mA
V
DS
= 0 V, V
GS
=
8
V
V
DS
= --9.6 V, V
GS
= 0 V
V
DS
= --9.6 V, V
GS
= 0 V, T
J
= 85_C
V
DS
--5
V, V
GS
= --4.5 V
V
GS
= --4.5 V, I
D
= --5.5 A
Drain-Source On-State Resistance
a
r
DS(on)
V
GS
= --2.5 V, I
D
= --4.8 A
V
GS
= --1.8 V, I
D
= --2 A
Forward Transconductance
a
Diode Forward Voltage
a
g
fs
V
SD
V
DS
= --5 V, I
D
= --5.2 A
I
S
= --1.1 A, V
GS
= 0 V
--20
0.027
0.035
0.045
19
--0.7
--1.2
0.031
0.041
0.054
S
V
Ω
--0.45
100
--1
--5
V
nA
mA
A
Symbol
Test Condition
Min
Typ
Max
Unit
Dynamic
b
Total Gate Charge
Gate-Source Charge
Gate-Drain Charge
Turn-On Delay Time
Rise Time
Turn-Off Delay Time
Fall Time
Source-Drain Reverse Recovery Time
Q
g
Q
gs
Q
gd
t
d(on)
t
r
t
d(off)
t
f
t
rr
I
F
= --1.1 A, di/dt = 100 A/ms
V
DD
= --6 V, R
L
= 6
Ω
I
D
≅
--1 A, V
GEN
= --4.5 V, R
G
= 6
Ω
V
DS
= --6 V, V
GS
= --4.5 V, I
D
= --5.5 A
19
3.9
3.6
15
20
122
80
40
25
30
180
120
60
ns
29
nC
Notes
a. Pulse test; pulse width
≤
300
ms,
duty cycle
≤
2%.
b. Guaranteed by design, not subject to production testing.
与云数据库相比,小型计算机是专门为网络边缘的去中心化坚固计算而构建的。通过将应用程序、分析和处理服务移动到更靠近数据生成源的位置,业务运营可以获得改进的实时计算应用程序性能。 l 从奔腾到酷睿i5的可扩展CPU性能 l 智能电源点火管理和CAN总线网络支持 l 无线局域网和广域网LTE连接 l 丰富的I/O可扩展性,包括PoE、PCI、PCIe、COM l 适用于宽工作温度和宽电压输入的坚固...[详细]