电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

IS61NLF51236-6.5B3

产品描述SRAM 18Mb,"No-Wait"/Flowthrough,Sync,512K x 36,6.5ns,3.3v/2.5v - I/O,165 Ball BGA
产品类别存储   
文件大小452KB,共35页
制造商ISSI(芯成半导体)
官网地址http://www.issi.com/
下载文档 详细参数 选型对比 全文预览

IS61NLF51236-6.5B3概述

SRAM 18Mb,"No-Wait"/Flowthrough,Sync,512K x 36,6.5ns,3.3v/2.5v - I/O,165 Ball BGA

IS61NLF51236-6.5B3规格参数

参数名称属性值
Product AttributeAttribute Value
制造商
Manufacturer
ISSI(芯成半导体)
产品种类
Product Category
SRAM
Memory Size18 Mbit
Access Time6.5 ns
Maximum Clock Frequency133 MHz
电源电压-最大
Supply Voltage - Max
3.465 V
电源电压-最小
Supply Voltage - Min
3.135 V
Supply Current - Max450 mA
最小工作温度
Minimum Operating Temperature
0 C
最大工作温度
Maximum Operating Temperature
+ 70 C
安装风格
Mounting Style
SMD/SMT
封装 / 箱体
Package / Case
BGA-165
数据速率
Data Rate
SDR
类型
Type
Synchronous
Number of Ports4
工厂包装数量
Factory Pack Quantity
144

文档预览

下载PDF文档
IS61NLF25672/IS61NVF25672
IS61NLF51236/IS61NVF51236
IS61NLF102418/IS61NVF102418
NOVEMBER 2013
256K x 72, 512K x 36 and 1M x 18
18Mb, FLOW THROUGH 'NO WAIT' STATE BUS SRAM
FEATURES
• 100 percent bus utilization
• No wait cycles between Read and Write
• Internal self-timed write cycle
• Individual Byte Write Control
• Single Read/Write control pin
• Clock controlled, registered address,
data and control
DESCRIPTION
The 18 Meg 'NLF/NVF' product family feature high-speed,
low-power synchronous static RAMs designed to provide
a burstable, high-performance, 'no wait' state, device
for networking and communications applications. They
are organized as 256K words by 72 bits, 512K words
by 36 bits and 1M words by 18 bits, fabricated with
ISSI
's
advanced CMOS technology.
Incorporating a 'no wait' state feature, wait cycles are
eliminated when the bus switches from read to write, or
write to read. This device integrates a 2-bit burst counter,
high-speed SRAM core, and high-drive capability outputs
into a single monolithic circuit.
All synchronous inputs pass through registers are controlled
by a positive-edge-triggered single clock input. Operations
may be suspended and all synchronous inputs ignored
when Clock Enable,
CKE is HIGH. In this state the internal
device will hold their previous values.
All Read, Write and Deselect cycles are initiated by the ADV
input. When the ADV is HIGH the internal burst counter
is incremented. New external addresses can be loaded
when ADV is LOW.
Write cycles are internally self-timed and are initiated by
the rising edge of the clock inputs and when
WE is LOW.
Separate byte enables allow individual bytes to be written.
A burst mode pin (MODE) defines the order of the burst
sequence. When tied HIGH, the interleaved burst sequence
is selected. When tied LOW, the linear burst sequence is
selected.
• Interleaved or linear burst sequence control us-
ing MODE input
• Three chip enables for simple depth expansion
and address pipelining
• Power Down mode
• Common data inputs and data outputs
CKE
pin to enable clock and suspend operation
• JEDEC 100-pin TQFP, 165-ball PBGA and 209-
ball (x72) PBGA packages
• Power supply:
NVF: V
dd
2.5V (± 5%), V
ddq
2.5V (± 5%)
NLF: V
dd
3.3V (± 5%), V
ddq
3.3V/2.5V (± 5%)
• JTAG Boundary Scan for PBGA packages
• Industrial temperature available
• Lead-free available
FAST ACCESS TIME
Symbol
t
kq
t
kc
Parameter
Clock Access Time
Cycle Time
Frequency
6.5
6.5
7.5
133
7.5
7.5
8.5
117
Units
ns
ns
MHz
Copyright © 2013 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liabil-
ity arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any
published information and before placing orders for products.
Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause
failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless Integrated Silicon Solution, Inc. receives written
assurance to its satisfaction, that:
a.) the risk of injury or damage has been minimized;
b.) the user assume all such risks; and
c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances
Integrated Silicon Solution, Inc. — www.issi.com —
1-800-379-4774
Rev. E
10/25/2013
1

IS61NLF51236-6.5B3相似产品对比

IS61NLF51236-6.5B3 IS61NLF51236-75TQLI IS61NVF51236-65TQL IS61NLF51236-7.5B3-TR IS61NLF51236-7.5B3I IS61NVF51236-7.5TQI IS61NLF51236 IS61NLF51236-6.5B3I IS61NLF51236-6.5TQI IS61NLF51236-7.5TQI
描述 SRAM 18Mb,"No-Wait"/Flowthrough,Sync,512K x 36,6.5ns,3.3v/2.5v - I/O,165 Ball BGA SRAM 18M (512Kx36) 7.5ns Sync SRAM 3.3v SRAM 18Mb (512Kx36) 6.5ns Sync SRAM 2.5v SRAM 18Mb 512Kx36 7.5ns 3.3v/2.5v I/O SRAM 18Mb,"No-Wait"/Flowthrough,Sync,512K x 36,7.5ns,3.3v/2.5v - I/O,165 Ball BGA SRAM 18Mb (512Kx36) 7.5ns Sync SRAM 2.5v SRAM 18Mb,"No-Wait"/Flowthrough,Sync,512K x 36,3.3v/2.5v I/O SRAM 18Mb,"No-Wait"/Flowthrough,Sync,512K x 36,6.5ns,3.3v/2.5v - I/O,165 Ball BGA SRAM 18Mb,"No-Wait"/Flowthrough,Sync,512K x 36,6.5ns,3.3v/2.5v - I/O,100 Pin TQFP SRAM 18Mb 512Kx36 7.5ns Sync SRAM 3.3v
Product Attribute Attribute Value Attribute Value Attribute Value Attribute Value - - Attribute Value Attribute Value Attribute Value -
制造商
Manufacturer
ISSI(芯成半导体) ISSI(芯成半导体) ISSI(芯成半导体) ISSI(芯成半导体) - - ISSI(芯成半导体) ISSI(芯成半导体) ISSI(芯成半导体) -
产品种类
Product Category
SRAM SRAM SRAM SRAM - - SRAM SRAM SRAM -
Memory Size 18 Mbit 18 Mbit 18 Mbit 18 Mbit - - - 18 Mbit 18 Mbit -
Access Time 6.5 ns 7.5 ns 6.5 ns 7.5 ns - - - 6.5 ns 6.5 ns -
Maximum Clock Frequency 133 MHz 117 MHz 133 MHz 117 MHz - - - 133 MHz 133 MHz -
电源电压-最大
Supply Voltage - Max
3.465 V 3.465 V 2.625 V 3.465 V - - - 3.465 V 3.465 V -
电源电压-最小
Supply Voltage - Min
3.135 V 3.135 V 2.375 V 3.135 V - - - 3.135 V 3.135 V -
Supply Current - Max 450 mA 475 mA 450 mA 425 mA - - - 500 mA 500 mA -
最小工作温度
Minimum Operating Temperature
0 C - 40 C 0 C 0 C - - - - 40 C - 40 C -
最大工作温度
Maximum Operating Temperature
+ 70 C + 85 C + 70 C + 70 C - - - + 85 C + 85 C -
安装风格
Mounting Style
SMD/SMT SMD/SMT SMD/SMT SMD/SMT - - - SMD/SMT SMD/SMT -
封装 / 箱体
Package / Case
BGA-165 TQFP-100 TQFP-100 BGA-165 - - - BGA-165 TQFP-100 -
数据速率
Data Rate
SDR SDR SDR SDR - - - SDR SDR -
类型
Type
Synchronous Synchronous Synchronous Synchronous - - - Synchronous Synchronous -
Number of Ports 4 4 4 4 - - - 4 4 -
工厂包装数量
Factory Pack Quantity
144 72 72 2000 - - - 250 72 -
模电选课测试体验活动2.0版~模电怎么学?TI帮你定制课程清单,完成课表即可抽奖~
选课测试体验活动2.0版简介: 学习模电是否没有头绪?纠结学什么,从哪找课程?TI帮你解决困惑~TI培训新上线“模电选课测试”功能,测试功能以问卷的形式展开,参与者根据自己 ......
EE大学堂 大学堂专版
音频编解码的串行接口配置
134759...
dontium 模拟与混合信号
世界仍是模拟的
ADI公司的工程师们对放大器、转换器和RF器件进行着严格的测试,以使消费电子和工业产品能够正常工作。   许多人都说:“我们生活在一个数字化的世界”,但是你不能对美国模拟器件公司(Analog ......
frozenviolet 汽车电子
关于msp430的uart编程问题
1 相关知识 MSP430系列,usart模块的波特率值设定是通过以下三个参数决定的:UxBR0,UxBR1,UxMCTL 波特率=BRCLK/N BRCLK:时钟源,可以通过寄存器设定何为时钟源; N:波特率产生的分 ......
Aguilera 微控制器 MCU
电量检测思想之软件施密特触发器
问题来源? 很多搞电子的朋友在做项目的时候基本上都会遇到用MCU的ADC采集电压来监视电量使用情况。作为一种粗略的电量检测方法在很多电子设备上用得很广泛,尤其是需要显示类似电池 ......
Aguilera 模拟与混合信号
招兼职:寻找有经验人编写PIC/AVR单片机类的图书
我们现有关于PIC、AVR单片机的图书选题,诚找有写书意向的作者合作。要求作者实战经验和写作资源丰富,有一定的业余时间、能够保证写作进度。有意者请直接发信,写明自己最擅长的领域。 联 ......
你是最美 Microchip MCU

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 715  1533  716  2580  1037  38  55  3  11  10 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved