Important notice
Dear Customer,
On 7 February 2017 the former NXP Standard Product business became a new company with the
tradename
Nexperia.
Nexperia is an industry leading supplier of Discrete, Logic and PowerMOS
semiconductors with its focus on the automotive, industrial, computing, consumer and wearable
application markets
In data sheets and application notes which still contain NXP or Philips Semiconductors references, use
the references to Nexperia, as shown below.
Instead of http://www.nxp.com, http://www.philips.com/ or http://www.semiconductors.philips.com/,
use
http://www.nexperia.com
Instead of sales.addresses@www.nxp.com or sales.addresses@www.semiconductors.philips.com, use
salesaddresses@nexperia.com
(email)
Replace the copyright notice at the bottom of each page or elsewhere in the document, depending on
the version, as shown below:
- © NXP N.V. (year). All rights reserved or © Koninklijke Philips Electronics N.V. (year). All rights
reserved
Should be replaced with:
-
© Nexperia B.V. (year). All rights reserved.
If you have any questions related to the data sheet, please contact our nearest sales office via e-mail
or telephone (details via
salesaddresses@nexperia.com).
Thank you for your cooperation and
understanding,
Kind regards,
Team Nexperia
INTEGRATED CIRCUITS
74LVT162240A
3.3 V LVT 16-bit inverting buffer/driver
with 30
Ω
termination resistors (3-State)
Product data
Supersedes data of 1998 Feb 19
2003 Feb 21
Philips
Semiconductors
Philips Semiconductors
Product data
3.3 V LVT 16-bit inverting buffer/driver
with 30
Ω
termination resistors (3-State)
74LVT162240A
FEATURES
•
16-bit bus interface
•
3-State buffers
•
Output capability: +12 mA/–12 mA
•
TTL input and output switching levels
•
Input and output interface capability to systems at 5 V supply
•
Bus-hold data inputs eliminate the need for external pull-up
resistors to hold unused inputs
DESCRIPTION
The 74LVT162240A is a high-performance BiCMOS product
designed for V
CC
operation at 3.3 V.
This device is an inverting 16-bit buffer that is ideal for driving bus
lines. The device features four Output Enables (1OE, 2OE, 3OE,
4OE), each controlling four of the 3-State outputs.
The 74LVT162240A is designed with 30
Ω
series resistance in both
the pull-up and pull-down output structures. This design reduces line
noise in applications such as memory address drivers, clock drivers,
and bus receivers/transmitters.
The 74LVT162240A is the same as the 74LVT16240A-1. The part
number has been changed to reflect industry standards.
•
Live insertion/extraction permitted
•
Outputs include series resistance of 30
Ω
making external
termination resistors unnecessary
•
Power-up 3-State
•
No bus current loading when output is tied to 5 V bus
•
Latch-up protection exceeds 500 mA per JEDEC Std 17
•
ESD protection exceeds 2000 V per MIL STD 883 Method 3015
and 200 V per Machine Model
•
Same part as 74LVT16240A-1
QUICK REFERENCE DATA
SYMBOL
t
PLH
t
PHL
C
IN
C
OUT
I
CCZ
PARAMETER
Propagation delay
nAx to nYx
Input capacitance nOE
Output capacitance
Total supply current
C
L
= 50 pF;
V
CC
= 3.3 V
V
I
= 0 V or 3.0 V
V
O
= 0 V or 3.0 V
Outputs disabled; V
CC
= 3.6 V
CONDITIONS
T
amb
= 25
°C
TYPICAL
2.6
3
9
70
UNIT
ns
pF
pF
µA
ORDERING INFORMATION
PACKAGES
48-Pin Plastic SSOP Type III
48-Pin Plastic TSSOP Type II
TEMPERATURE RANGE
–40
°C
to +85
°C
–40
°C
to +85
°C
PART NUMBER
74LVT162240ADL
74LVT162240ADGG
DWG NUMBER
SOT370-1
SOT362-1
LOGIC SYMBOL
47
46
44
43
1
41
40
38
37
48
1A0
1A1
1A2
1A3
1OE
2A0
2A1
2A2
2A3
2OE
2Y0
2Y1
2Y2
2Y3
1Y0
1Y1
1Y2
1Y3
2
3
5
6
36 3A0
35 3A1
33
32
3A2
3A3
3Y0
3Y1
3Y2
3Y3
13
14
16
17
25 3OE
8
9
11
12
30
29
27
26
24
4A0
4A1
4A2
4A3
4OE
4Y0
4Y1
4Y2
4Y3
19
20
22
23
SW00004
2003 Feb 21
2
Philips Semiconductors
Product data
3.3 V LVT 16-bit inverting buffer/driver
with 30
Ω
termination resistors (3-State)
74LVT162240A
LOGIC SYMBOL (IEEE/IEC)
1OE
2OE
3OE
4OE
1A0
1A1
1A2
1A3
2A0
2A1
2A2
2A3
3A0
3A1
3A2
3A3
4A0
4A1
4A2
4A3
1
48
25
24
47
46
44
43
41
1
40
38
37
36
35
33
32
30
29
27
26
1
4
∇
1
3
∇
2
∇
EN1
EN2
EN3
EN4
1
1
∇
2
3
5
6
8
9
11
12
13
14
16
17
19
20
22
23
1Y0
1Y1
1Y2
1Y3
2Y0
2Y1
2Y2
2Y3
3Y0
3Y1
3Y2
PIN CONFIGURATION
1OE
1Y0
1Y1
GND
1Y2
1Y3
V
CC
2Y0
2Y1
GND
2Y2
2Y3
3Y0
3Y1
GND
3Y2
3Y3
4Y0
4Y1
4Y2
4Y3
4Y1
GND
4Y2
20
21
22
23
24
29
28
27
26
25
4A1
GND
4A2
4A3
3OE
V
CC
4Y0
18
19
31
30
V
CC
4A0
3Y4
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
2OE
1A0
1A1
GND
1A2
1A3
V
CC
2A0
2A1
GND
2A2
2A3
3A0
3A1
GND
3A2
3A3
SW00059
FUNCTION TABLE
INPUTS
nOE
L
L
H
H = HIGH voltage level
L = LOW voltage level
X = Don’t care
Z = High Impedance “off ” state
nAx
L
H
X
OUTPUTS
nYx
H
L
Z
4Y3
4OE
SW00006
PIN DESCRIPTION
PIN NUMBER
47, 46, 44, 43,
41, 40, 38, 37,
36, 35, 33, 32,
30, 29, 27, 26
2, 3, 5, 6,
8, 9, 11, 12,
13, 14, 16, 17,
19, 20, 22, 23
1, 48
25, 24
4, 10, 15, 21,
28, 34, 39, 45
7, 18, 31, 42
SYMBOL
1A0 – 1A3
2A0 – 2A3
3A0 – 3A3
4A0 – 4A3
1Y0 – 1Y3
2Y0 – 2Y3
3Y0 – 3Y3
4Y0 – 4Y3
1OE, 2OE,
3OE, 4OE
GND
V
CC
NAME AND FUNCTION
Data inputs
SCHEMATIC OF EACH OUTPUT
V
CC
V
CC
Data outputs
Output enables
Ground (0 V)
Positive supply voltage
27
Ω
OUTPUT
27
Ω
SW00007
2003 Feb 21
3
Philips Semiconductors
Product data
3.3 V LVT 16-bit inverting buffer/driver
with 30
Ω
termination resistors (3-State)
ABSOLUTE MAXIMUM RATINGS
1, 2
SYMBOL
V
CC
I
IK
V
I
I
OK
V
OUT
I
O
OUT
T
stg
PARAMETER
DC supply voltage
DC input diode current
DC input voltage
3
DC output diode current
DC output voltage
3
DC output current
Output in HIGH state
Storage temperature range
V
O
< 0 V
Output in Off or HIGH state
Output in LOW state
V
I
< 0 V
CONDITIONS
74LVT162240A
RATING
–0.5 to +4.6
–50
–0.5 to +7.0
–50
–0.5 to +7.0
128
UNIT
V
mA
V
mA
V
mA
–64
–65 to +150
°C
NOTES:
1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the
device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to
absolute-maximum-rated conditions for extended periods may affect device reliability.
2. The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction
temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150
°C.
3. The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.
RECOMMENDED OPERATING CONDITIONS
LIMITS
SYMBOL
V
CC
V
I
V
IH
V
IL
I
OH
I
OL
∆t/∆v
T
amb
DC supply voltage
Input voltage
HIGH-level input voltage
Input voltage
HIGH-level output current
LOW-level output current
Input transition rise or fall rate; Outputs enabled
Operating free-air temperature range
–40
PARAMETER
MIN
2.7
0
2.0
0.8
–12
12
10
+85
MAX
3.6
5.5
V
V
V
V
mA
mA
ns/V
°C
UNIT
2003 Feb 21
4
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
