White Electronic Designs
512Kx32 SRAM MODULE, SMD 5962-94611
FEATURES
■
Access Times of 70, 85, 100, 120ns
■
Packaging
66 pin, PGA (H)
1
Type, 1.185 inch square,
Hermetic Ceramic HIP (Package 401).
68 lead, Hermetic CQFP (G2T)
1
, 22.4mm
(0.880 inch) square. 4.57mm (0.180 inch) high
(Package 509)
■
Organized as 512Kx32, User Configurable as
1Mx16 or 2Mx8
■
Commercial, Industrial and Military Temperature
Ranges
■
TTL Compatible Inputs and Outputs
■
5 Volt Power Supply
■
Low Power CMOS
WS512K32-XXX
■
Built-in Decoupling Caps and Multiple Ground Pins
for Low Noise Operation
■
Weight
WS512K32-XG2TX
1
- 8 grams typical
WS512K32N-XHX
1
- 13 grams typical
* This data sheet describes a product that is subject to change
without notice.
Note 1: Package Not Recommended for New Designs.
FIG. 1
1
I/O
8
I/O
9
I/O
10
A
13
A
14
A
15
A
16
A
17
I/O
0
I/O
1
I/O
2
11
PIN CONFIGURATION FOR WS512K32N-XHX
T
OP
V
IEW
12
WE
2
CS
2
GND
I/O
11
A
10
A
11
A
12
V
CC
CS
1
NC
I/O
3
22
33
23
I/O
15
I/O
14
I/O
13
I/O
12
OE
A
18
WE
1
I/O
7
I/O
6
I/O
5
I/O
4
I/O
24
I/O
25
I/O
26
A
6
A
7
NC
A
8
A
9
I/O
16
I/O
17
I/O
18
44
34
V
CC
CS
4
WE
4
I/O
27
A
3
A
4
A
5
WE
3
CS
3
GND
I/O
19
55
45
I/O
31
I/O
30
I/O
29
I/O
28
A
0
A
1
A
2
I/O
23
I/O
22
I/O
21
I/O
20
8
8
8
8
56
P
IN
D
ESCRIPTION
I/O
0-31
Data Inputs/Outputs
A
0-18
WE
1-4
CS
1-4
OE
V
CC
GND
NC
Address Inputs
Write Enables
Chip Selects
Output Enable
Power Supply
Ground
Not Connected
B
LOCK
D
IAGRAM
W E
1
CS
1
OE
A
0
-
18
512K x 8
512K x 8
512K x 8
512K x 8
W E
2
CS
2
W E
3
CS
3
W E
4
CS
4
66
I/O
0-7
I/O
8-15
I/O
16-23
I/O
24-31
June 2003 Rev. 3
1
White Electronic Designs Corporation (602) 437-1520 www.whiteedc.com
White Electronic Designs
FIG. 2
PIN CONFIGURATION FOR WS512K32-XG2TX
1
T
OP
V
IEW
NC
A
0
A
1
A
2
A
3
A
4
A
5
CS
3
GND
CS
4
WE
1
A
6
A
7
A
8
A
9
A
10
V
CC
WS512K32-XXX
P
IN
D
ESCRIPTION
I/O
0-31
Data Inputs/Outputs
A
0-18
WE
1-4
I/O
16
I/O
17
I/O
18
I/O
19
I/O
20
I/O
21
I/O
22
I/O
23
GND
I/O
24
I/O
25
I/O
26
I/O
27
I/O
28
I/O
29
I/O
30
I/O
31
Address Inputs
Write Enables
Chip Selects
Output Enable
Power Supply
Ground
Not Connected
9 8 7 6 5 4 3 2 1 68 67 66 65 64 63 62 61
I/O
0
I/O
1
I/O
2
I/O
3
I/O
4
I/O
5
I/O
6
I/O
7
GND
I/O
8
I/O
9
I/O
10
I/O
11
I/O
12
I/O
13
I/O
14
I/O
15
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43
60
59
58
57
56
55
54
53
52
51
50
49
48
47
46
45
44
CS
1-4
OE
V
CC
GND
NC
B
LOCK
D
IAGRAM
W E
1
CS
1
OE
A
0
-
18
512K x 8
512K x 8
512K x 8
512K x 8
W E
2
CS
2
W E
3
CS
3
W E
4
CS
4
A
16
CS
1
OE
CS
2
A
17
WE
2
WE
3
WE
4
A
18
NC
NC
A
11
A
12
A
13
A
14
V
CC
A
15
8
8
8
8
I/O
0-7
I/O
8-15
I/O
16-23
I/O
24-31
Note 1: Package Not Recommended for New Designs.
White Electronic Designs Corporation Phoenix AZ (602) 437-1520
2
White Electronic Designs
A
BSOLUTE
M
AXIMUM
R
ATINGS
Parameter
Operating Temperature
Storage Temperature
Signal Voltage Relative to GND
Junction Temperature
Supply Voltage
Symbol
T
A
T
STG
V
G
T
J
V
CC
-0.5
Min
-55
-65
-0.5
Max
+125
+150
Vcc+0.5
150
7.0
Unit
°C
°C
V
°C
V
Parameter
OE capacitance
WE
1-4
capacitance
HIP (PGA)
CQFP G2T
CS
1-4
capacitance
Data I/O capacitance
Address input capacitance
WS512K32-XXX
C
APACITANCE
(T
A
= +25°C)
Symbol
C
OE
C
WE
Conditions
V
IN
= 0 V, f = 1.0 MHz
V
IN
= 0 V, f = 1.0 MHz
20
C
CS
C
I/O
C
AD
V
IN
= 0 V, f = 1.0 MHz
V
I/O
= 0 V, f = 1.0 MHz
V
IN
= 0 V, f = 1.0 MHz
15
20
20
50
pF
pF
pF
Max Unit
50
pF
pF
R
ECOMMENDED
O
PERATING
C
ONDITIONS
Parameter
Supply Voltage
Input High Voltage
Input Low Voltage
Operating Temp (Mil)
Symbol
V
CC
V
IH
V
IL
T
A
Min
4.5
2.2
-0.5
-55
Max
5.5
V
CC
+ 0.3
+0.8
+125
Unit
V
V
V
°C
This parameter is guaranteed by design but not tested.
L
OW
C
APACITANCE
CQFP
(T
A
= +25°C)
Parameter
Symbol
C
OE
C
WE
C
CS
C
I
/
O
C
AD
Conditions
V
IN
= 0 V, f = 1.0 MHz
V
IN
= 0 V, f = 1.0 MHz
V
IN
= 0 V, f = 1.0 MHz
V
I
/
O
= 0 V, f = 1.0 MHz
V
IN
= 0 V, f = 1.0 MHz
Max Unit
32
32
15
15
32
pF
pF
pF
pF
pF
OE capacitance
CQFP G4 capacitance
CS
1-4
capacitance
Data I/O capacitance
Address input capacitance
T
RUTH
T
ABLE
CS
H
L
L
L
OE
X
L
H
X
WE
X
H
H
L
Mode
Standby
Read
Out Disable
Write
Data I/O
High Z
Data Out
High Z
Data In
Power
Standby
Active
Active
Active
This parameter is guaranteed by design but not tested.
DC C
HARACTERISTICS
(V
CC
= 5.0V, V
SS
= 0V, T
A
= -55°C
TO
+125°C)
Parameter
Input Leakage Current
Output Leakage Current
Operating Supply Current x 32 Mode
Standby Current
Output Low Voltage
Output High Voltage
Symbol
I
LI
I
LO
I
CC x 32
I
SB
V
OL
V
OH
Conditions
V
CC
= 5.5, V
IN
= G
ND
to V
CC
CS = V
IH
, OE = V
IH
, V
OUT
= GND to V
CC
CS = V
IL
, OE = V
IH
, f = 5MHz, Vcc = 5.5
CS = V
IH
, OE = V
IH
, f = 5MHz, Vcc = 5.5
I
OL
= 2.1mA, Vcc = 4.5
I
OH
= -1.0mA, Vcc = 4.5
2.4
Min
Max
10
10
200
4.0
0.4
Units
µA
µA
mA
mA
V
V
NOTE: DC test conditions: V
IH
= V
CC
-0.3V, V
IL
= 0.3V
D
ATA
R
ETENTION
C
HARACTERISTICS
(T
A
= -55°C
TO
+125°C)
Parameter
Data Retention Supply Voltage
Data Retention Current
Symbol
V
DR
I
CCDR1
Conditions
CS
Units
Min
2.0
0.4
Typ
Max
5.5
1.6
V
mA
³
V
CC
-0.2V
V
CC
= 3V
3
White Electronic Designs Corporation (602) 437-1520 www.whiteedc.com
White Electronic Designs
AC C
HARACTERISTICS
(V
CC
= 5.0V, V
SS
= 0V, T
A
= -55°C
TO
+125°C)
Parameter
Read Cycle
Read Cycle Time
Address Access Time
Output Hold from Address Change
Chip Select Access Time
Output Enable to Output Valid
Chip Select to Output in Low Z
Output Enable to Output in Low Z
Chip Disable to Output in High Z
Output Disable to Output in High Z
1. This parameter is guaranteed by design but not tested.
t
RC
t
AA
t
OH
t
ACS
t
OE
t
CLZ
1
t
OLZ
t
CHZ
1
1
WS512K32-XXX
Symbol
-70
Min
70
70
5
70
35
10
5
25
25
10
5
5
Max
Min
85
-85
Max
85
-100
Min
100
100
5
Max
-120
Min
120
120
5
120
60
10
5
35
35
35
35
Max
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
85
40
10
5
25
25
100
50
t
OHZ
1
AC C
HARACTERISTICS
(V
CC
= 5.0V, V
SS
= 0V, T
A
= -55°C
TO
+125°C)
Parameter
Write Cycle
Write Cycle Time
Chip Select to End of Write
Address Valid to End of Write
Data Valid to End of Write
Write Pulse Width
Address Setup Time
Address Hold Time
Output Active from End of Write
Write Enable to Output in High Z
Data Hold from Write Time
1. This parameter is guaranteed by design but not tested.
t
WC
t
CW
t
AW
t
DW
t
WP
t
AS
t
AH
t
OW
t
DH
1
Symbol
70
60
60
30
50
0
5
5
-15*
Min Max
Min
85
75
75
30
50
0
5
5
25
0
0
-17
Max
Min
100
80
80
40
60
0
5
5
25
0
-20
Max
-25
Min
120
100
100
40
60
0
5
5
35
0
35
Max
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
t
WHZ
1
FIG. 3
AC T
EST
C
IRCUIT
Parameter
AC T
EST
C
ONDITIONS
Typ
V
IL
= 0, V
IH
= 3.0
5
1.5
1.5
Unit
V
ns
V
V
Input Pulse Levels
Input Rise and Fall
Input and Output Reference Level
Output Timing Reference Level
NOTES:
V
Z
is programmable from -2V to +7V.
I
OL
& I
OH
programmable from 0 to 16mA.
Tester Impedance Z
0
= 75
W.
V
Z
is typically the midpoint of V
OH
and V
OL
.
I
OL
& I
OH
are adjusted to simulate a typical resistive load circuit.
ATE tester includes jig capacitance.
White Electronic Designs Corporation Phoenix AZ (602) 437-1520
4
White Electronic Designs
FIG. 4
TIMING WAVEFORM - READ CYCLE
WS512K32-XXX
t
RC
ADDRESS
t
AA
CS
t
RC
ADDRESS
t
ACS
t
CLZ
OE
t
CHZ
t
AA
t
OH
DATA I/O
PREVIOUS DATA VALID
DATA VALID
t
OE
t
OLZ
DATA I/O
HIGH IMPEDANCE
t
OHZ
DATA VALID
READ CYCLE 1 (CS = OE = V
IL
, WE = V
IH
)
READ CYCLE 2 (WE = V
IH
)
FIG. 5
WRITE CYCLE - WE CONTROLLED
t
WC
ADDRESS
t
AW
t
CW
CS
t
AH
t
AS
WE
t
WP
t
OW
t
WHZ
t
DW
t
DH
DATA I/O
DATA VALID
WRITE CYCLE 1, WE CONTROLLED
FIG. 6
WRITE CYCLE - CS CONTROLLED
t
WC
ADDRESS
WS32K32-XHX
t
CW
t
AH
t
AS
CS
t
AW
t
WP
WE
t
DW
DATA I/O
DATA VALID
t
DH
WRITE CYCLE 2, CS CONTROLLED
5
White Electronic Designs Corporation (602) 437-1520 www.whiteedc.com
嵌入式系统
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
