电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

IDT7201LA50D

产品描述1K X 9 OTHER FIFO, 15 ns, PDSO28
产品类别存储   
文件大小94KB,共13页
制造商IDT(艾迪悌)
官网地址http://www.idt.com/
下载文档 详细参数 全文预览

IDT7201LA50D概述

1K X 9 OTHER FIFO, 15 ns, PDSO28

1K × 9 其他先进先出, 15 ns, PDSO28

IDT7201LA50D规格参数

参数名称属性值
功能数量1
端子数量28
最大工作温度70 Cel
最小工作温度0.0 Cel
最大供电/工作电压5.5 V
最小供电/工作电压4.5 V
额定供电电压5 V
最大存取时间15 ns
加工封装描述SOIC-28
状态DISCONTINUED
工艺CMOS
包装形状矩形的
包装尺寸SMALL OUTLINE
表面贴装Yes
端子形式GULL WING
端子间距1.27 mm
端子涂层锡 铅
端子位置
包装材料塑料/环氧树脂
温度等级COMMERCIAL
内存宽度9
组织1K × 9
存储密度9216 deg
操作模式ASYNCHRONOUS
位数1024 words
位数1K
周期25 ns
内存IC类型其他先进先出

文档预览

下载PDF文档
CMOS ASYNCHRONOUS FIFO
256 x 9, 512 x 9, 1,024 x 9
Integrated Device Technology, Inc.
IDT7200L
IDT7201LA
IDT7202LA
FEATURES:
First-In/First-Out dual-port memory
256 x 9 organization (IDT7200)
512 x 9 organization (IDT7201)
1,024 x 9 organization (IDT7202)
Low power consumption
— Active: 770mW (max.)
—Power-down: 2.75mW (max.)
Ultra high speed—12ns access time
Asynchronous and simultaneous read and write
Fully expandable by both word depth and/or bit width
Pin and functionally compatible with 720X family
Status Flags: Empty, Half-Full, Full
Auto-retransmit capability
High-performance CEMOS™ technology
Military product compliant to MIL-STD-883, Class B
Standard Military Drawing #5962-87531, 5962-89666,
5962-89863 and 5962-89536 are listed on this function
Industrial temperature range (–40°C to +85°C) is
available (plastic packages only)
DESCRIPTION:
The IDT7200/7201/7202 are dual-port memories that load
and empty data on a first-in/first-out basis. The devices use
Full and Empty flags to prevent data overflow and underflow
and expansion logic to allow for unlimited expansion capability
in both word size and depth.
The reads and writes are internally sequential through the
use of ring pointers, with no address information required to
load and unload data. Data is toggled in and out of the devices
through the use of the Write (
W
) and Read (
R
) pins.
The devices utilize a 9-bit wide data array to allow for
control and parity bits at the user’s option. This feature is
especially useful in data communications applications where
it is necessary to use a parity bit for transmission/reception
error checking. It also features a Retransmit (
RT
) capability
that allows for reset of the read pointer to its initial position
when
RT
is pulsed low to allow for retransmission from the
beginning of data. A Half-Full Flag is available in the single
device mode and width expansion modes.
These FIFOs are fabricated using IDT’s high-speed CMOS
technology. They are designed for those applications requir-
ing asynchronous and simultaneous read/writes in multiproc-
essing and rate buffer applications. Military grade product is
manufactured in compliance with the latest revision of MIL-
STD-883, Class B.
FUNCTIONAL BLOCK DIAGRAM
DATA INPUTS
(D
0
–D
8
)
W
WRITE
CONTROL
WRITE
POINTER
RAM
ARRAY
256 x 9
512 x 9
1,024 x 9
READ
POINTER
R
READ
CONTROL
THREE-
STATE
BUFFERS
DATA OUTPUTS
(Q
0
–Q
8
)
RS
RESET
LOGIC
FLAG
LOGIC
EF
FF
XO
/
HF
FL
/
RT
XI
The IDT logo is a trademark of Integrated Device Technology, Inc.
EXPANSION
LOGIC
2679 drw 01
MILITARY, INDUSTRIAL AND COMMERCIAL TEMPERATURE RANGES
©1997
Integrated Device Technology, Inc.
For latest information contact IDT's web site at www.idt.com or fax-on-demand at 408-492-8391.
SEPTEMBER 1997
DSC-2679/7
1

技术资料推荐更多

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1382  721  2176  1275  490  43  7  32  40  12 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved