FPGA iCE40 LP Family 3520 Cells 40nm Technology 1.2V 81-Pin UCBGA T/R
参数名称 | 属性值 |
欧盟限制某些有害物质的使用 | Compliant |
ECCN (US) | EAR99 |
Part Status | Active |
Family Name | iCE40 LP |
Process Technology | 40nm |
User I/Os | 63 |
Number of I/O Banks | 4 |
Operating Supply Voltage (V) | 1.2 |
Logic Elements | 3520 |
Program Memory Type | SRAM |
Embedded Memory (Kbit) | 80 |
Total Number of Block RAM | 20 |
Device Logic Units | 3520 |
Number of Global Clocks | 8 |
Device Number of DLLs/PLLs | 2 |
Programmability | Yes |
Reprogrammability Support | Yes |
Copy Protection | No |
In-System Programmability | No |
Maximum Differential I/O Pairs | 20 |
Minimum Operating Supply Voltage (V) | 1.14 |
Maximum Operating Supply Voltage (V) | 1.26 |
I/O Voltage (V) | 1.2|1.5|1.8|2.5|3.3 |
Minimum Operating Temperature (°C) | -40 |
Maximum Operating Temperature (°C) | 100 |
系列 Packaging | Tape and Reel |
Supplier Package | UCBGA |
Pin Count | 81 |
Mounting | Surface Mount |
Package Height | 0.9(Max) |
Package Length | 4 |
Package Width | 4 |
PCB changed | 81 |
ICE40LP4K-CM81TR1K | ICE40LP1K-CM49TR1K | ICE40LP4K-CM121TR1K | ICE40LP384-SG32TR | ICE40LP8K-CM121TR | ICE40HX4K-BG121 | |
---|---|---|---|---|---|---|
描述 | FPGA iCE40 LP Family 3520 Cells 40nm Technology 1.2V 81-Pin UCBGA T/R | FPGA iCE40 LP Family 1280 Cells 40nm Technology 1.2V 49-Pin UCBGA T/R | FPGA iCE40 LP Family 3520 Cells 40nm Technology 1.2V 121-Pin UCBGA T/R | FPGA iCE40 LP Family 384 Cells 40nm Technology 1.2V 32-Pin QFN EP T/R | FPGA iCE40 LP Family 7680 Cells 40nm Technology 1.2V 121-Pin UCBGA T/R | FPGA iCE40 LP Family 3520 Cells 40nm Technology 1.2V 121-Pin CABGA |
欧盟限制某些有害物质的使用 | Compliant | Compliant | Compliant | Compliant | Compliant | Compliant |
ECCN (US) | EAR99 | EAR99 | EAR99 | EAR99 | EAR99 | EAR99 |
Family Name | iCE40 LP | iCE40 LP | iCE40 LP | iCE40 LP | iCE40 LP | iCE40 LP |
Process Technology | 40nm | 40nm | 40nm | 40nm | 40nm | 40nm |
User I/Os | 63 | 35 | 93 | 21 | 93 | 93 |
Number of I/O Banks | 4 | 4 | 4 | 4 | 4 | 4 |
Operating Supply Voltage (V) | 1.2 | 1.2 | 1.2 | 1.2 | 1.2 | 1.2 |
Logic Elements | 3520 | 1280 | 3520 | 384 | 7680 | 3520 |
Program Memory Type | SRAM | SRAM | SRAM | SRAM | SRAM | SRAM |
Device Logic Units | 3520 | 1280 | 3520 | 384 | 7680 | 3520 |
Number of Global Clocks | 8 | 8 | 8 | 8 | 8 | 8 |
Programmability | Yes | Yes | Yes | Yes | Yes | Yes |
Reprogrammability Support | Yes | Yes | Yes | Yes | Yes | Yes |
Copy Protection | No | No | No | No | No | No |
In-System Programmability | No | No | No | No | No | No |
Maximum Differential I/O Pairs | 20 | 12 | 20 | 8 | 23 | 12 |
Minimum Operating Supply Voltage (V) | 1.14 | 1.14 | 1.14 | 1.14 | 1.14 | 1.14 |
Maximum Operating Supply Voltage (V) | 1.26 | 1.26 | 1.26 | 1.26 | 1.26 | 1.26 |
I/O Voltage (V) | 1.2|1.5|1.8|2.5|3.3 | 3.3|2.5|1.2|1.5|1.8 | 3.3|1.2|1.5|1.8|2.5 | 1.2|1.5|1.8|2.5|3.3 | 1.2|1.5|1.8|2.5|3.3 | 3.3|2.5|1.8|1.5|1.2 |
Minimum Operating Temperature (°C) | -40 | -40 | -40 | -40 | -40 | -40 |
Maximum Operating Temperature (°C) | 100 | 100 | 100 | 100 | 100 | 100 |
Supplier Package | UCBGA | UCBGA | UCBGA | QFN EP | UCBGA | CABGA |
Pin Count | 81 | 49 | 121 | 32 | 121 | 121 |
Mounting | Surface Mount | Surface Mount | Surface Mount | Surface Mount | Surface Mount | Surface Mount |
Package Height | 0.9(Max) | 0.9(Max) | 0.9(Max) | 0.53 | 0.9(Max) | 0.55(Min) |
Package Length | 4 | 3 | 5 | 5 | 5 | 9 |
Package Width | 4 | 3 | 5 | 5 | 5 | 9 |
PCB changed | 81 | 49 | 121 | 32 | 121 | 121 |
Embedded Memory (Kbit) | 80 | 64 | 80 | - | 128 | 80 |
Total Number of Block RAM | 20 | 16 | 20 | - | 32 | 20 |
Device Number of DLLs/PLLs | 2 | 1 | 2 | - | 2 | 2 |
系列 Packaging |
Tape and Reel | Tape and Reel | Tape and Reel | Tape and Reel | Tape and Reel | - |
HTS | - | 8542.39.00.01 | 8542.39.00.01 | 8542.39.00.01 | 8542.39.00.01 | 8542.39.00.01 |
电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved