USB connect or disconnect software control input. Configures 3.3V to
internal 1.5k
:
resistor on D
when HIGH. If device is used as Downstream
port then this pin is hard-wired to GND.
Output Enable (active LOW)
When OE L transmit mode is enabled
When OE H receive mode (CMOS level is relative to V
CCIO
) is enabled.
When in transmit mode
(Note 2)
DAT_VP is a single-ended host data input
(CMOS level relative to V
CCIO
).
When in receive mode
(Note 1)
and Suspnd L DAT_VP is a single ended
data output comprised of the differential input data from the D
/D
inputs
(see Table 2);
When in receive mode
(Note 1)
with Suspnd H DAT_VP outputs the D
data.
(see Table 1 and Table 2) Output drive is 2mA (min) buffer
When in transmit mode
(Note 2)
SE0_VM is a data input (CMOS level rela-
tive to V
CCIO
).
When in receive mode
(Note 1)
and Suspnd L, SE0_VM is used as an out-
put (see Table 2)
(see Table 1 and Table 2). Output drive is 4ma (min) buffer
GND
Enables a low power state (CMOS level is relative to V
CCIO
).
In receive mode
(Note 1)
with Suspnd L the DAT_VP pin will be a function
of the D
/D
lines.
In receive mode
(Note 1)
with Suspnd H DAT_VP will have the value of D
such that the device can still monitor out-of-suspend signaling.
Data
, Data
. Differential data bus conforming to the USB standard
Supply Voltage for host side digital I/O pins (1.65V to 3.6V)
Supply Voltage Input (3.0V to 3.6V)
2
OE
I
3
DAT_VP
I/O
4
SE0_VM
I/O
5
6
GND
Suspnd
GND
I
7, 8
9
10
Note 1:
OE
Note 2:
OE
H
L
D
, D
V
CCIO
V
CC
AI/O
Pwr
Pwr
Functional Description
The USB1101 transceiver is designed as an Upstream fac-
ing port device to convert CMOS data into USB differential
bus signal levels and to convert USB differential bus signal
to CMOS data. If you wish to use these as downstream
devices, Config must be hard-wired to GND.
To minimize EMI and noise the outputs are edge rate con-
trolled with the rise and fall times controlled and defined for
full speed data rates only (12Mbits/s). The rise and fall
times are balanced between the differential pins to mini-
mize skew.
The USB1101 supports the DAT_VP/SE0_VM format from
the OTG Transceiver Specification using the DAT_SE0
Mode. Table 1 describes the specific pin functionality selec-
tion and Table 2 describes the specific Truth Tables for
Driver, Receiver, and Suspended operating functions.
The USB1101 has the capability of serving Self Powered
power supply configurations only but interfaces to mixed
voltage supply applications.
TABLE 1. Function Select
Suspnd
L
L
H
H
OE
L
H
L
H
D
, D
Transmitting
Receiving (Note 3)
Transmitting (Note 4)
Driver is 3-STATE
(Note 4)
DAT_VP
Host Data Input
D
, D
Diff Output
Host Data Input
DAT_VP Output
SE0_VM
SE0_VM Host Input
SE0_VM Output
SE0_VM Host Input
SE0_VM Output
Function
Normal Driving
Receiving
Driving while Suspended
Suspended
(Internal Low Power Mode)
Note 3:
Signal levels is function of connection, Config and/or pull-up/pull-down resistors.
Note 4:
For Suspnd
HIGH mode the differential receiver is inactive.
www.fairchildsemi.com
2
Preliminary
USB1101
TABLE 2. Driver, Receiver, and Suspend Function Select
Suspnd
L
Inputs
OE
L
L
L
L
Suspnd
L
Inputs
OE
H
H
H
H
Suspnd
L
Inputs
OE
H
H
H
H
Suspnd
H
Inputs
OE
L
L
L
L
DAT_VP
L
H
L
H
SEO_VM
L
L
H
H
D
L
H
L
L
D
L
H
L
H
D
L
L
H
H
D
L
H
L
H
D
L
L
H
H
DAT_VP
L
H
L
H
SEO_VM
L
L
H
H
D
L
H
L
L
Outputs
DAT_VP
DIFF (Note 5)
H
L
DIFF (Note 5)
Outputs
DAT_VP
L (Note 6)
H (Note 6)
L (Note 6)
H (Note 6)
Outputs
D
H
L
L
L
Differential Logic 0
Differential Logic 1
SE0
SE0
SEO_VM
H
L
L
L
SEO_VM
H
L
L
L
While Suspended
Transmit Mode
Outputs
D
H
L
L
L
Differential Logic 0
Differential Logic 1
SE0
SE0
Receive Mode
Receive Mode
Transmit Mode
Note 5:
DIFF denotes that the output of the differential receiver is output via DAT_VP when Suspnd L. This output should also not be gated by the SE0 or
SE1 condition when a skew between D
and D
signals could result in the short SE0 or SE1 conditions. Please refer to Expectation Notes for further infor-
mation.
Note 6:
This is the internal single ended output that is output on to DAT_VP when Suspnd
H and in receive mode.
Power Supply Configurations and Options
The modes of power supply operation include:
1. Self Powered Mode: V
CC
is connected to 3.3V source
(3.0V to 3.6V). This external supply connection pro-
vides the 3.3V for the USB pull-up source, the receiver
input and driver output circuitry.
2. Sharing Mode: V
CCIO
is connected and V
CC
is
d
0.8V.
In this mode the D
and D
pins are 3-STATE and the
USB1101 allows external signals up to 3.6V to share
the D
and D
bus lines. Internally the circuitry limits
leakage from D
and D
pins (maximum 10
P
A) and
V
CCIO
such that the device is in low power state.
3. Disable Mode: V
CCIO
is
d
0.5V and V
CC
is connected.
In this mode the D
and D
pins are 3-STATE and the
device is in low power state.
A summary of the Supply Configuration is described in
Table 3.
TABLE 3. Power Supply Configuration Options
Pin
V
CC
V
CCIO
D
, D
DAT_VP,
SE0_VM
Power Supply Mode Configuration
Sharing
Self Powered
Connected to 3.3V Source
1.65V to 3.6V Source
Function of Mode Set Up
Function of Mode Set Up
Disable
Connected to 3.3V Source
d
0.8V or Not Connected
1.65V to 3.6V Source
3-STATE
H
d
0.5V or Not Connected
3-STATE
(Invalid)
3
www.fairchildsemi.com
Preliminary
USB1101
Absolute Maximum Ratings
(Note 7)
Symbol
V
CC
V
CCIO
I
IK
V
I
I
OK
V
O
I
O
Parameter
Supply Voltage
I/O Supply Voltage
DC Input Current
DC Input Voltage
DC Output Diode Current
DC Output Voltage
DC Output Source or Sink
Current for D
, D
Pins
SE0_VM/DAT_VP
I
CC
, I
GND
V
ESD
DC V
CC
or GND Current
ESD Immunity Voltage
HBM (Mil-std. 883E)
MM (ESD_STM 5.2)
CDM (ESD_STM 5.3.1)
HBM (Mil-std. 883E)
T
STO
P
TOT
Storage Temperature Range
Power Dissipation
I
CC
System ESD Testing
System
ESDsys
Parameter
IEC61000-4-2 (Note 12)
Conditions
USB Connector
Limits
Min
TBD
Max
TBD
Units
V
I
O
, GND, V
CC
Pins (Note 8)
V
CCIO
0.5
Pins (Note 9)
I
O
, GND, V
CC
Pins (Note 10)
Pins D
, D
(Note 11)
USB Connector
TBD
TBD
TBD
TBD
V
V
1000
2000
V
200
TBD
V
2000
V
I
0
(Note 8)
V
O
!
V
CC
or
0
(Note 8)
V
O
0 to V
CC
Conditions
Limits
Min
Max
4.6
4.6
Units
V
V
mA
V
mA
V
mA
mA
V
0.5
0.5
0.5
0.5
18.0
V
CCIO
0.5
r
18.0
V
CCIO
0.5
r
12.0
r
12.0
r
100
TBD
40.0
125
60.0
q
C
mW
Recommended Operating Conditions
Symbol
V
CC
V
CCIO
V
I
V
AI/O
T
AMB
Parameter
DC Supply Voltage
I/O DC Voltage
DC Input Voltage Range
DC Input Range for AI/O
Operating Ambient Temperature
Pins D
and D
Conditions
Limits
Min
3.0
1.65
0
0
Max
3.6
3.6
3.6
3.6
Units
V
V
V
V
40.0
85.0
q
C
Note 7:
The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated
at these limits. The parametric values defined in the Electrical Characteristics table are not guaranteed at the Absolute Maximum Ratings. The “Recom-
mended Operating Conditions” table will define the conditions for actual device operation.
Note 8:
HBM: Mil-Std_883E compliance. Socketed testing of three units per zap voltage (3
pulses and 3
pulses). I
O
v I
O
, I
O
v GND, I
O
v V
CC
, V
CC
v GND.
Note 9:
MM: ESD_STM 5.2 compliance. Socketed testing of three units per zap voltage (3
pulses and 3
pulses). I
O
v I
O
, I
O
v GND, I
O
v V
CC
, V
CC
v GND.
Note 10:
CDM: ESD_STM 5.3.1 compliance. Devices (3 per level) are charged, entire package, and discharged through a single pin contacted to each indi-
vidual pin on the DUT. NC pins are not stressed. Positive and negative charge is placed on the DUT (sitting atop a metallic plate). Maximum stress voltage
applicable at FSME is 2000V.
Note 11:
This test is an extension of HBM Mil_Std 883E. However, this test is confined to the differential pins only.
Note 12:
IEC61000-4-2 system level testing: System level testing done on this parts evaluation system boar.
www.fairchildsemi.com
4
Preliminary
USB1101
DC Electrical Characteristics (Supply Pins)
Over recommended range of supply voltage and
operating free air temperature (unless otherwise noted): V
CC
3.0V to 3.6V, V
CCIO
1.65V to 3.6V
Limits
Symbol
I
CC
I
CC(IDLE)
Parameter
Operating Supply Current (V
CC
)
Supply Current During FS IDLE and
SE0 (V
CC
)
I
CC(DISABLE)
Disabled Supply Current
Conditions
Transmitting and receiving at 12Mbit/s;
C
LOAD
50pF (D
, D
)
300
(Note 14)
20.0
IDLE: V
D
t
2.7, V
D
d
1.3V;
SE0: V
D
d
0.3V, V
D
d
1.3V
Suspnd
Config
D
I
CC(SUSPNDR)
I
CCIO(STATIC)
I
CCIO(SHARING)
Suspend V
CC
Supply Current
(Internal Resistor Pull-up)
I/O Static V
CCIO
Supply Current
I/O Sharing Mode V
CCIO
Supply Current
D
V
CCIO
Suspnd
D
H or L; OE
L
DAT_VP
SE0_VM = H or L
H
40.0
20.0
20.0
20.0
Open
HIGH;
H or L;
Temperature
Min
40
q
C to
85
q
C Units
Typ
4.0
Max
8.0
mA
P
A
P
A
d
0.3V
OE
Config
P
A
P
A
P
A
P
A
P
A
Open
IDLE, SE0
V
CC
Not Connected or
d
0.5V or 0V
Suspnd
OE
Config
HIGH or LOW D
LOW; V
D
r
3.6V
I
CCIO(SUSPNDR)
Suspend V
CCIO
Supply Current
I
D
r
(SHARING)
V
CCTH
Sharing Mode Load Current on D
, D
Pins
V
CC
Threshold Detection Voltage
(Self Powered)
V
CC
Not Connected or
d
0.8V
Config
3.0
d
V
CC
d
3.6V
Supply Lost
Supply Present
10.0
10.0
0.8
2.4
(Note 15)
450
0.5
1.4
450
V
V
CCHYS
V
CCIOTH
V
CC
Threshold Detection Hysteresis Voltage
V
CCIO
Threshold Detection Voltage
V
CCIO
1.8V
mV
V
mV
3.0V
d
V
CC
d
3.6V
Supply Lost
Supply Present
V
CCIOHYS
V
CCIO
Threshold Detection Hysterias Voltage V
CC
3.3V
Note 13:
Not tested in production, value based on characterization.
嵌入式系统
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
