19-2757; Rev 0; 1/03
670MHz LVDS-to-LVDS and
Anything-to-LVDS 2:1 Multiplexers
General Description
The MAX9176/MAX9177 are 670MHz, low-jitter, low-
skew 2:1 multiplexers ideal for protection switching,
loopback, and clock distribution. The devices feature
ultra-low 68ps peak-to-peak deterministic jitter that
ensures reliable operation in high-speed links that are
highly sensitive to timing errors.
The MAX9176 has fail-safe LVDS inputs and an LVDS
output. The MAX9177 has “anything” differential inputs
(CML/LVDS/LVPECL) and an LVDS output. The output
can be put into high impedance using the power-down
input. The MAX9176 features fail-safe circuits that drive
the output high when a selected input is open, undriven
and shorted, or undriven and terminated. The MAX9177
has bias circuits that force the output high when a
selected input is open. The mux select and power-
down inputs are compatible with standard LVTTL/
LVCMOS logic.
The select and power-down inputs tolerate undershoot
of -1V and overshoot of V
CC
+ 1V. The MAX9176/
MAX9177 are available in 10-pin µMAX and 10-lead
thin QFN packages, and operate from a single 3.3V
supply over the -40°C to +85°C temperature range.
o
1.0ps
(RMS)
Jitter (max) at 670MHz
o
68ps
(P-P)
Jitter at 800Mbps Data Rate
o
3.3V Supply
o
LVDS Fail-Safe Inputs (MAX9176)
o
Anything Inputs (MAX9177) Accept
CML/LVDS/LVPECL
o
Select and Power-Down Inputs Tolerate -1.0V
and V
CC
+ 1.0V
o
Low-Power CMOS Design
o
10-Lead µMAX and QFN Packages
o
-40°C to +85°C Operating Temperature Range
o
Conform to ANSI TIA/EIA-644 LVDS Standard
o
IEC61000-4-2 Level 4 ESD Rating
Features
MAX9176/MAX9177
Applications
Protection Switching
Loopback
Clock Distribution
PART
MAX9176EUB
MAX9176ETB*
MAX9177EUB
MAX9177ETB*
Ordering Information
TEMP RANGE
-40°C to +85°C
-40°C to +85°C
-40°C to +85°C
-40°C to +85°C
PIN-PACKAGE
10 µMAX
10 Thin QFN-EP**
10 µMAX
10 Thin QFN-EP**
Functional Diagram appears at end of data sheet.
*Future
product—contact factory for availability.
**EP
= Exposed paddle.
Pin Configurations
TOP VIEW
IN0+
1
INO-
GND
IN1+
IN1-
2
3
4
5
µ
MAX
10
OUT+
9
OUT-
V
CC
PD
SEL
IN0+
1
INO-
GND
IN1+
IN1-
2
3
4
5
EXPOSED
PAD
10
OUT+
9
8
7
6
OUT-
V
CC
PD
SEL
MAX9176
8
7
6
QFN
(LEADS UNDER PACKAGE)
________________________________________________________________
Maxim Integrated Products
1
For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at
1-888-629-4642, or visit Maxim’s website at www.maxim-ic.com.
670MHz LVDS-to-LVDS and
Anything-to-LVDS 2:1 Multiplexers
MAX9176/MAX9177
ABSOLUTE MAXIMUM RATINGS
V
CC
to GND ...........................................................-0.3V to +4.0V
IN_+, IN_- to GND .................................................-0.3V to +4.0V
OUT+, OUT- to GND .............................................-0.3V to +4.0V
PD,
SEL to GND .........................................-1.4V to (V
CC
+ 1.4V)
Single-Ended and Differential Output
Short-Circuit Duration (OUT+, OUT-) ......................Continuous
Continuous Power Dissipation (T
A
= +70°C)
10-Pin µMAX (derate 5.6mW/°C above +70°C) ............444mW
10-Lead Thin QFN (derate 24.4mW/°C above +70°C)..1951mW
Operating Temperature Range ...........................-40°C to +85°C
Maximum Junction Temperature .....................................+150°C
Storage Temperature Range .............................-65°C to +150°C
ESD Protection
Human Body Model (R
D
= 1.5kΩ, C
S
= 100pF)
(IN_+, IN_-, OUT+, OUT-) ...............................................+16kV
IEC61000-4-2 Level 4 (R
D
= 330Ω, C
S
= 150pF)
Contact Discharge (IN_+, IN_-, OUT+, OUT-).................+8 kV
Air-Gap Discharge (IN_+, IN_-, OUT+, OUT-)................+15kV
Lead Temperature (soldering, 10s) .................................+300°C
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional
operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to
absolute maximum rating conditions for extended periods may affect device reliability.
DC ELECTRICAL CHARACTERISTICS
(V
CC
= 3.0V to 3.6V, R
L
= 100Ω,
PD
= high, SEL = high or low, differential input voltage
|V
ID
|
= 0.05V to 1.2V, MAX9176 input com-
mon-mode voltage V
CM
= |V
ID
/2| to 2.4V - |V
ID
/2|, MAX9177 input common-mode voltage V
CM
= |V
ID
/2| to V
CC
- |V
ID
/2|, T
A
= -40°C to
+85°C, unless otherwise noted. Typical values are at V
CC
= 3.3V,
|V
ID
|
= 0.2V, V
CM
= 1.25V, T
A
= +25°C.) (Notes 1, 2, 3)
PARAMETER
Differential Input High Threshold
Differential Input Low Threshold
Input Current
SYMBOL
V
TH
V
TL
I
IN+,
I
IN-
Figure 1
MAX9176
Power-Off Input Current
I
INO+,
I
INO-
V
CC
= 0 or open,
Figure 1
V
IN+
= 3.6V or 0,
V
IN-
= 3.6V or 0,
V
CC
= 0 or open,
Figure 1
-20
+20
µA
-50
-20
+20
CONDITIONS
MIN
TYP
MAX
+50
UNITS
mV
mV
µA
DIFFERENTIAL INPUTS (IN_+, IN_-)
MAX9177
Fail-Safe Input Resistors
(MAX9176)
Input Resistors
(MAX9177)
Input Capacitance
LVTTL/LVCMOS INPUTS (SEL,
PD)
Input High Voltage
Input Low Voltage
Input Current
LVDS OUTPUT (OUT+, OUT-)
Differential Output Voltage
Change in Differential Output
Voltage Between Logic States
Offset Voltage
R
IN1
R
IN2
R
IN3
C
IN
V
IH
V
IL
V
CC
= 3.6V, 0 or open,
Figure 1
V
CC
= 3.6V, 0 or open,
Figure 1
IN_+ or IN_- to GND (Note 4)
60
200
212
108
394
450
4.5
kΩ
kΩ
pF
V
V
mA
µA
mA
mV
mV
V
2.0
-1.0
-1.0V
≤
SEL,
PD
≤
0V
-1.5
-20
0V
≤
SEL,
PD
≤
V
CC
V
CC
≤
SEL,
PD
≤
V
CC
+ 1.0V
V
CC
+ 1.0
+0.8
+20
+1.5
I
IN
V
OD
∆V
OD
V
OS
Figure 2
Figure 2
Figure 3
250
393
1.0
475
15
1.375
1.125
1.25
2
_______________________________________________________________________________________
670MHz LVDS-to-LVDS and
Anything-to-LVDS 2:1 Multiplexers
DC ELECTRICAL CHARACTERISTICS (continued)
(V
CC
= 3.0V to 3.6V, R
L
= 100Ω,
PD
= high, SEL = high or low, differential input voltage
|V
ID
|
= 0.05V to 1.2V, MAX9176 input com-
mon-mode voltage V
CM
= |V
ID
/2| to 2.4V - |V
ID
/2|, MAX9177 input common-mode voltage V
CM
= |V
ID
/2| to V
CC
- |V
ID
/2|, T
A
= -40°C to
+85°C, unless otherwise noted. Typical values are at V
CC
= 3.3V,
|V
ID
|
= 0.2V, V
CM
= 1.25V, T
A
= +25°C.) (Notes 1, 2, 3)
PARAMETER
Change in Offset Voltage
Between Logic States
Fail-Safe Differential Output
Voltage (MAX9176)
Differential Output Resistance
Power-Down Single-Ended
Output Current
SYMBOL
∆V
OS
V
OD
R
DIFF
Figure 3
Figure 2
V
CC
= 3.6V or 0
V
OUT+
= open,
V
OUT-
= 3.6V or 0
V
OUT-
= open,
V
OUT+
= 3.6V or 0
PD,
SEL = low,
V
CC
= 0 or open
V
OUT+
= open,
V
OUT-
= 3.6V or 0
V
OUT-
= open,
V
OUT+
= 3.6V or 0
-15
250
95
CONDITIONS
MIN
TYP
4
393
123
MAX
15
475
146
UNITS
mV
mV
Ω
MAX9176/MAX9177
I
PD
PD
= low
-1.0
±0.01
+1.0
µA
Power-Off Single-Ended Output
Current
I
OFF
-1.0
±0.01
+1.0
µA
Output Short-Circuit Current
Differential Output Short-Circuit
Current Magnitude
Supply Current
Power-Down Supply Current
Output Capacitance
I
OS
I
OSD
I
CC
I
CCPD
C
O
V
ID
= +50mV or -50mV, V
OUT+
= 0 or V
CC
V
ID
= +50mV or -50mV, V
OUT-
= 0 or V
CC
V
ID
= +50mV or -50mV, V
OD
= 0
(Note 4)
R
L
= 100Ω,
PD
= V
CC
, SEL = V
CC
or 0
R
L
= 100Ω,
PD
= 0, other inputs open
OUT+ or OUT- to GND (Note 4)
+15
15
26
0.5
40
20
5.2
mA
mA
mA
µA
pF
_______________________________________________________________________________________
3
670MHz LVDS-to-LVDS and
Anything-to-LVDS 2:1 Multiplexers
MAX9176/MAX9177
AC ELECTRICAL CHARACTERISTICS
(V
CC
= 3.0V to 3.6V, R
L
= 100Ω, C
L
= 5pF, differential input voltage
|V
ID
|
= 0.15V to 1.2V, MAX9176 input common-mode voltage
V
CM
= |V
ID
/2| to 2.4V - |V
ID
/2|, MAX9177 input common-mode voltage V
CM
= |V
ID
/2| to V
CC
- |V
ID
/2|, T
A
= -40°C to +85°C, unless oth-
erwise noted. Typical values are at V
CC
= 3.3V,
|V
ID
|
= 0.2V, V
CM
= 1.25V, T
A
= +25°C.) (Notes 5, 6, 7)
PARAMETER
High-to-Low Propagation Delay
Low-to-High Propagation Delay
Added Deterministic Jitter
Added Random Jitter
Pulse Skew
t
PLH
- t
PHL
Part-to-Part Skew
Rise Time
Fall Time
Select to Out Delay
Power-Down Time
Power-Up Time
Maximum Data Rate
Maximum Switching Frequency
Switching Supply Current
PRBS Supply Current
SYMBOL
t
PHL
t
PLH
t
DJ
t
RJ
t
SKP
t
SKPP1
t
SKPP2
t
R
t
F
t
PSO
t
PD
t
PU
DR
MAX
f
MAX
I
CCSW
I
CCPR
Figures 4, 5
Figures 4, 5
Figures 4, 5 (Notes 8, 12)
Figures 4, 5 (Note 12)
Figures 4, 5
Figures 4, 5 (Note 9)
Figures 4, 5 (Note 10)
Figures 4, 5
Figures 4, 5
Figure 6
Figures 7, 8
Figures 7, 8
Figures 4, 5,
V
OD
≥
250mV (Note 11)
Figures 4, 5,
V
OD
≥
250mV (Note 11)
f
IN
= 670MHz
f
IN
= 155MHz
DR = 800Mbps, 2
23
- 1 PRBS input
800
670
38
26
27
58
47
49
217
157
320
340
2.0
CONDITIONS
MIN
1.33
1.33
TYP
2.46
2.49
68
0.7
27
0.4
MAX
3.23
3.31
80
1.0
142
1.3
2.0
383
360
2.7
6.0
35
UNITS
ns
ns
ps
(P-P)
ps
(RMS)
ps
ns
ps
ps
ns
ns
µs
Mbps
MHz
mA
mA
DIFFERENTIAL INPUTS (IN_+, IN_-)
Note 1:
Current into a pin is defined as positive. Current out of a pin is defined as negative. All voltages are referenced to ground
except V
TH
, V
TL
, V
ID
, V
OD
, and
∆V
OD
.
Note 2:
Maximum and minimum limits over temperature are guaranteed by design and characterization. Devices are 100% tested
at T
A
= +25°C.
Note 3:
Tolerance on all external resistors (including figures) is ±1%.
Note 4:
Guaranteed by design and characterization.
Note 5:
AC parameters are guaranteed by design and characterization and not production tested. Limits are set at
±6
sigma.
Note 6:
C
L
includes scope probe and test jig capacitance.
Note 7:
Pulse-generator output for differential inputs IN_+, IN_- (unless otherwise noted): f = 670MHz, 50% duty cycle, R
O
= 50Ω,
t
R
= 500ps, and t
F
= 500ps (0% to 100%). Pulse-generator output for single-ended inputs
PD,
SEL: t
R
= t
F
= 1.5ns (0.2V
CC
to 0.8V
CC
), 50% duty cycle, V
OH
= V
CC
+ 1.0V settling to V
CC
, V
OL
= -1.0V settling to zero.
Note 8:
Pulse-generator output for t
DJ
: V
OD
= 0.15V, V
OS
= 1.25V, bit rate = 800Mbps, 2
23
- 1 PRBS, R
O
= 50Ω, t
R
= 500ps, and t
F
= 500ps (0% to 100%).
Note 9:
t
SKPP1
is the magnitude of the difference of any differential propagation delays between devices operating under identical
conditions.
Note 10:
t
SKPP2
is the magnitude of the difference of any differential propagation delays between devices operating over rated
conditions.
Note 11:
Meets all AC specifications.
Note 12:
Input jitter subtracted from output jitter.
4
_______________________________________________________________________________________
670MHz LVDS-to-LVDS and
Anything-to-LVDS 2:1 Multiplexers
MAX9176/MAX9177
V
CC
V
CC
R
IN2
COMPARATOR
IN_+
R
IN1
IN_+
V
CC
0.3V
TO MUX
IN_-
R
IN1
LVDS RCVR
IN_-
R
IN3
TO MUX
R
IN3
MAX9176 FAIL-SAFE INPUT
MAX9177 INPUT
Figure 1. Input Structure
1.25V
1.20V
1.25V
1.20V
IN_+
OUT+
V
OD
R
L
5kΩ
V
TEST
=
0 TO V
CC
5kΩ
PULSE
GENERATOR
50Ω
IN_+
IN_-
OUT+
OUT-
C
L
C
L
R
L
5kΩ
V
TEST
=
0 TO V
CC
5kΩ
IN_-
OUT-
50Ω
Figure 2. V
OD
Test Circuit
Figure 4. Transition Time and Propagation Delay Test Circuit
IN_-
OUT+
1.25V
1.20V
1.25V
1.20V
IN_-
IN_+
IN_+
RL/2
OUT-
RL/2
V
OS
OUT-
OUT+
VOS = ((V
OUT+
) + (V
OUT-
))/2
80%
0
(OUT+) - (OUT)-
20%
t
R
t
F
80%
0
20%
V
OD-
t
PLH
t
PHL
V
OD+
Figure 3. V
OS
Test Circuit
Figure 5. Transition Time and Propagation Delay Timing
_______________________________________________________________________________________
5
嵌入式系统
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
