Dual, 256-Tap, Low Voltage Digitally Controlled Potentiometer (XDCP™)
The ISL23325 is a volatile, low voltage, low noise, low power,
256-Tap, dual digitally controlled potentiometer (DCP) with an
I
2
C Bus™ interface. It integrates two DCP cores, wiper switches
and control logic on a monolithic CMOS integrated circuit.
Each digitally controlled potentiometer is implemented with a
combination of resistor elements and CMOS switches. The
position of the wipers are controlled by the user through the I
2
C
bus interface. Each potentiometer has an associated volatile
Wiper Register (WRi, i = 0, 1) that can be directly written to and
read by the user. The contents of the WRi controls the position
of the wiper. When powered on, the wiper of each DCP will
always commence at mid-scale (128 tap position).
The low voltage, low power consumption, and small package
of the ISL23325 make it an ideal choice for use in battery
operated equipment. In addition, the ISL23325 has a V
LOGIC
pin allowing down to 1.2V bus operation, independent from the
V
CC
value. This allows for low logic levels to be connected
directly to the ISL23325 without passing through a voltage
level shifter.
The DCP can be used as a three-terminal potentiometer or as a
two-terminal variable resistor in a wide variety of applications
including control, parameter adjustments, and signal
processing.
FN7870
Rev 1.00
September 23, 2015
Features
• Two potentiometers per package
• 256 resistor taps
• 10kΩ 50kΩ or 100kΩ total resistance
• I
2
C serial interface
- No additional level translator for low bus supply
- Three address pins allow up to eight devices per bus
• Maximum supply current without serial bus activity
(standby)
- 3µA @ V
CC
and V
LOGIC
= 5V
- 1.7µA @ V
CC
and V
LOGIC
= 1.7V
• Shutdown Mode
- Forces the DCP into an end-to-end open circuit and RWi is
connected to RLi internally
- Reduces power consumption by disconnecting the DCP
resistor from the circuit
• Power supply
- V
CC
= 1.7V to 5.5V analog power supply
- V
LOGIC
= 1.2V to 5.5V I
2
C bus/logic power supply
• Wiper resistance: 70Ω typical @ V
CC
= 3.3V
• Power-on preset to mid-scale (128 tap position)
• Extended industrial temperature range: -40
°
C to +125
°
C
• 14 Ld TSSOP or 16 Ld µTQFN packages
• Pb-free (RoHS Compliant)
Applications
• Power supply margining
• Trimming sensor circuits
• Gain adjustment in battery powered instruments
• RF power amplifier bias compensation
10000
V
REF
8000
RESISTANCE (Ω)
6000
RH1
-
V
REF_M
4000
1 DCP
OF
ISL23325
RW1
+
ISL28114
2000
RL1
0
0
64
128
TAP POSITION (DECIMAL)
192
256
FIGURE 1. FORWARD AND BACKWARD RESISTANCE vs TAP
POSITION, 10kΩ DCP
FIGURE 2. V
REF
ADJUSTMENT
FN7870 Rev 1.00
September 23, 2015
Page 1 of 20
ISL23325
Block Diagram
V
LOGIC
V
CC
RH0
RH1
SCL
SDA
A0
A1
A2
I/O
BLOCK
LEVEL
SHIFTER
POWER UP
INTERFACE,
CONTROL
AND
STATUS
LOGIC
WR0
VOLATILE
REGISTER
AND
WIPER
CONTROL
CIRCUITRY
WR1
VOLATILE
REGISTER
AND
WIPER
CONTROL
CIRCUITRY
GND
RW0
RL0
RW1
RL1
Pin Configurations
ISL23325
(14 LD TSSOP)
TOP VIEW
GND
V
LOGIC
SDA
SCL
A0
A1
A2
1
2
3
4
5
6
7
14 V
CC
13 RL0
12 RW0
11 RH0
10 RH1
9
8
RW1
RL1
Pin Descriptions
TSSOP
1
2
3
4
5
µTQFN
6, 15
16
1
2
3
SYMBOL
GND
V
LOGIC
SDA
SCL
A0
Ground pin
I
2
C bus/logic supply. Range 1.2V to
5.5V
Logic Pin - Serial bus data
input/open drain output
Logic Pin - Serial bus clock input
Logic Pin - Hardwire slave address
pin for I
2
C serial bus.
Range: V
LOGIC
or GND
Logic Pin - Hardwire slave address
pin for I
2
C serial bus.
Range: V
LOGIC
or GND
Logic Pin - Hardwire slave address
pin for I
2
C serial bus.
Range: V
LOGIC
or GND
DCP1 “low” terminal
DCP1 wiper terminal
DCP1 “high” terminal
DCP0 “high” terminal
DCP0 wiper terminal
DCP0 “low” terminal
Analog power supply.
Range 1.7V to 5.5V
Not Connected
DESCRIPTION
6
4
A1
ISL23325
(16 LD µTQFN)
TOP VIEW
V
LOGIC
GND
V
CC
RL0
7
5
A2
8
9
RW0
RH0
RH1
RW1
8
9
10
11
12
13
14
7
RL1
RW1
RH1
RH0
RW0
RL0
V
CC
NC
16
15
14
SDA
SCL
A0
A1
1
2
3
4
5
6
7
13
12
11
10
9
8
10
11
12
13
14
GND
FN7870 Rev 1.00
September 23, 2015
RL1
A2
NC
Page 2 of 20
ISL23325
Ordering Information
PART NUMBER
(Note 5)
ISL23325TFVZ (Notes 1, 3)
ISL23325UFVZ (Notes 1, 3)
(No longer available, recommended
replacement: ISL23325TFRUZ-TK)
ISL23325WFVZ (Notes 1, 3)
ISL23325TFRUZ-T7A (Notes 2, 4)
ISL23325TFRUZ-TK (Notes 2, 4)
ISL23325UFRUZ-T7A (Notes 2, 4)
(No longer available, recommended
replacement: ISL23325TFRUZ-TK)
ISL23325UFRUZ-TK (Notes 2, 4)
(No longer available, recommended
replacement: ISL23325TFRUZ-TK)
ISL23325WFRUZ-T7A (Notes 2, 4)
ISL23325WFRUZ-TK (Notes 2, 4)
NOTES:
1. Add “-TK” suffix for 1k unit or “-T7A” suffix for 250 unit Tape and Reel options. Please refer to
TB347
for details on reel specifications.
2. Please refer to
TB347
for details on reel specifications.
3. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte
tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil
Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
4. These Intersil Pb-free plastic packaged products employ special Pb-free material sets; molding compounds/die attach materials and NiPdAu plate - e4
termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified
at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
5. For Moisture Sensitivity Level (MSL), please see device information page for
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
