电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

TN0524N3

产品描述N-Channel Enhancement-Mode Vertical DMOS FETs
文件大小55KB,共4页
制造商SUTEX
官网地址http://www.supertex.com/
下载文档 选型对比 全文预览

TN0524N3概述

N-Channel Enhancement-Mode Vertical DMOS FETs

文档预览

下载PDF文档
–O
Ordering Information
BV
DSS
/
BV
DGS
200V
240V
TE –
OLE
BS
TN0520
TN0524
Low Threshold
N-Channel Enhancement-Mode
Vertical DMOS FETs
R
DS(ON)
(max)
10Ω
10Ω
I
D(ON)
(min)
300mA
300mA
V
GS(th)
(max)
1.5V
1.5V
Order Number / Package
TO-39
TN0520N2
TO-92
TN0520N3
TN0524N3
Die
TN0520ND
TN0524ND
MIL visual screening available
7
Low Threshold DMOS Technology
These low threshold enhancement-mode (normally-off) transis-
tors utilize a vertical DMOS structure and Supertex's well-proven
silicon-gate manufacturing process. This combination produces
devices with the power handling capabilities of bipolar transistors
and with the high input impedance and positive temperature
coefficient inherent in MOS devices. Characteristic of all MOS
structures, these devices are free from thermal runaway and
thermally-induced secondary breakdown.
Supertex’s vertical DMOS FETs are ideally suited to a wide range
of switching and amplifying applications where very low threshold
voltage, high breakdown voltage, high input impedance, low input
capacitance, and fast switching speeds are desired.
High Reliability Devices
See pages 5-4 and 5-5 for MILITARY STANDARD Process
Flows and Ordering Information.
Features
Low threshold —1.5V max.
High input impedance
Low input capacitance — 45pF typical
Fast switching speeds
Low on resistance
Free from secondary breakdown
Low input and output leakage
Complementary N- and P-channel devices
Applications
Logic level interfaces – ideal for TTL and CMOS
Solid state relays
Battery operated systems
Photo voltaic drives
Analog switches
General purpose line drivers
Telecom switches
Package Options
Absolute Maximum Ratings
Drain-to-Source Voltage
Drain-to-Gate Voltage
Gate-to-Source Voltage
Operating and Storage Temperature
Soldering Temperature*
*
Distance of 1.6 mm from case for 10 seconds.
7-39
BV
DSS
BV
DGS
±
20V
-55°C to +150°C
300°C
DGS
SGD
TO-39
Case: DRAIN
TO-92
Note: See Package Outline section for dimensions.

TN0524N3相似产品对比

TN0524N3 TN0520 TN0520N3 TN0524 TN0524ND TN0520ND TN0520N2
描述 N-Channel Enhancement-Mode Vertical DMOS FETs N-Channel Enhancement-Mode Vertical DMOS FETs N-Channel Enhancement-Mode Vertical DMOS FETs N-Channel Enhancement-Mode Vertical DMOS FETs N-Channel Enhancement-Mode Vertical DMOS FETs N-Channel Enhancement-Mode Vertical DMOS FETs N-Channel Enhancement-Mode Vertical DMOS FETs

推荐资源

Parsing across buffer boundaries的意思
本帖最后由 青城山下 于 2017-9-27 14:42 编辑 使用ASN编译器将ASN.1代码编译成C语言,结构中出现了 Parsing across buffer boundaries的提示,请问是什么意思? ...
青城山下 Linux开发
无刷直流电机的基本工作原理
无刷直流电机简介 无刷直流电机,英语缩写为BLDC(Brushless Direct Current Motor)。电机的定子是线圈,或者叫绕组。转子是永磁体,就是磁铁 。根据转子的位置,利用单片机来控制每个线圈 ......
可乐zzZ stm32/stm8
linux中makefile的编写
linux中makefile的编写...
njlianjian Linux开发
简易数字存储示波器设计
拜托!!!!!!求一份“简易数字存储示波器设计”的论文,不胜感激!!!253182669@qq.com再次感谢!!!...
andy1984814 单片机
带有饱和处理功能的并行乘加单元设计
带有饱和处理功能的并行乘加单元设计 本文介绍了一种48bit+24bit×24bit带饱和处理的MAC单元设计。在乘法器的设计中,采用改进的booth 算法来减少部分积的数目,用由压缩单元组成的Wallace tre ......
aimyself FPGA/CPLD
咨询 OPC 客户端连 OPC服务的问题
我按网络上的DCOM配置配好后可以连上OPC SERVER 可是客户机(PC)的用户名跟密码要跟OPC SERVER机子管理员的密码要一样才行,如果配不同的连不上,这是为什么呢?我现在需要的就是用不同的用户 ......
victor556 嵌入式系统

热门文章更多

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 2929  2303  164  193  299  59  47  4  7  27 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved