74VHC132 Quad 2-Input NAND Schmitt Trigger
May 2007
74VHC132
Quad 2-Input NAND Schmitt Trigger
Features
■
High Speed: t
PD
=
3.9ns (Typ.) at V
CC
=
5V
■
Power down protection is provided on all inputs
■
Low power dissipation: I
CC
=
2µA (Max.) at T
A
=
25°C
■
Low noise: V
OLP
=
0.8V (Max.)
■
Pin and function compatible with 74HC132
tm
General Description
The VHC132 is an advanced high speed CMOS 2-input
NAND Schmitt Trigger Gate fabricated with silicon gate
CMOS technology. It achieves the high-speed operation
similar to Bipolar Schottky TTL while maintaining the
CMOS low power dissipation. Pin configuration and
function are the same as the VHC00 but the inputs have
hysteresis between the positive-going and negative-
going input thresholds, which are capable of transform-
ing slowly changing input signals into sharply defined,
jitter-free output signals. Thus greater noise margin then
conventional gates is provided. An input protection
circuit ensures that 0V to 7V can be applied to the input
pins without regard to the supply voltage. This device
can be used to interface 5V to 3V systems and two
supply systems such as battery backup. This circuit
prevents device destruction due to mismatched supply
and input voltages.
Ordering Information
Order Number
74VHC132M
74VHC132MX_NL
(1)
74VHC132SJ
74VHC132MTC
74VHC132MTCX_NL
(1)
Package
Number
M14A
M14A
M14D
MTC14
MTC14
Package Description
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150"
Narrow
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150"
Narrow
14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153,
4.4mm Wide
14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153,
4.4mm Wide
Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter “X” to the
ordering number. Pb-Free package per JEDEC J-STD-020B.
Note:
1. Device available in Tape and Reel only.
©1995 Fairchild Semiconductor Corporation
74VHC132 Rev. 1.4
www.fairchildsemi.com
74VHC132 Quad 2-Input NAND Schmitt Trigger
Absolute Maximum Ratings
Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be
operable above the recommended operating conditions and stressing the parts to these levels is not recommended.
In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability.
The absolute maximum ratings are stress ratings only.
Symbol
V
CC
V
IN
V
OUT
I
IK
I
OK
I
OUT
I
CC
T
STG
T
L
Supply Voltage
DC Input Voltage
DC Output Voltage
Input Diode Current
Output Diode Current
DC Output Current
DC V
CC
/ GND Current
Storage Temperature
Parameter
Rating
–0.5V to +7.0V
–0.5V to +7.0V
–0.5V to V
CC
+ 0.5V
–20mA
±20mA
±25mA
±50mA
–65°C to +150°C
260°C
Lead Temperature (Soldering, 10 seconds)
Recommended Operating Conditions
(2)
The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended
operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not
recommend exceeding them or designing to absolute maximum ratings.
Symbol
V
CC
V
IN
V
OUT
T
OPR
Supply Voltage
Input Voltage
Output Voltage
Operating Temperature
Parameter
Rating
2.0V to +5.5V
0V to +5.5V
0V to V
CC
–40°C to +85°C
Note:
2. Unused inputs must be held HIGH or LOW. They may not float.
©1995 Fairchild Semiconductor Corporation
74VHC132 Rev. 1.4
www.fairchildsemi.com
3
汽车电子
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
