电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

74LCX244BQ

产品描述Bus Driver, LVC/LCX/Z Series, 8-Func, 1-Bit, True Output, CMOS, PQCC20, 2.50 X 4.50 MM, MO-241, DQFN-20
产品类别逻辑   
文件大小156KB,共11页
制造商Fairchild
官网地址http://www.fairchildsemi.com/
下载文档 详细参数 全文预览

74LCX244BQ概述

Bus Driver, LVC/LCX/Z Series, 8-Func, 1-Bit, True Output, CMOS, PQCC20, 2.50 X 4.50 MM, MO-241, DQFN-20

74LCX244BQ规格参数

参数名称属性值
是否Rohs认证不符合
厂商名称Fairchild
零件包装代码QFN
包装说明HVQCCN, LCC20,.1X.18,20
针数20
Reach Compliance Codeunknown
控制类型ENABLE LOW
系列LVC/LCX/Z
JESD-30 代码R-PQCC-N20
JESD-609代码e0
长度4.5 mm
逻辑集成电路类型BUS DRIVER
最大I(ol)0.024 A
位数1
功能数量8
端口数量2
端子数量20
最高工作温度85 °C
最低工作温度-40 °C
输出特性3-STATE
输出极性TRUE
封装主体材料PLASTIC/EPOXY
封装代码HVQCCN
封装等效代码LCC20,.1X.18,20
封装形状RECTANGULAR
封装形式CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
峰值回流温度(摄氏度)NOT SPECIFIED
电源3.3 V
Prop。Delay @ Nom-Sup6.5 ns
传播延迟(tpd)7.8 ns
认证状态Not Qualified
座面最大高度0.8 mm
最大供电电压 (Vsup)3.6 V
最小供电电压 (Vsup)2 V
标称供电电压 (Vsup)2.5 V
表面贴装YES
技术CMOS
温度等级INDUSTRIAL
端子面层Tin/Lead (Sn/Pb)
端子形式NO LEAD
端子节距0.5 mm
端子位置QUAD
处于峰值回流温度下的最长时间NOT SPECIFIED
宽度2.5 mm
Base Number Matches1

文档预览

下载PDF文档
74LCX244 Low Voltage Buffer/Line Driver with 5V Tolerant Inputs and Outputs
February 1994
Revised April 2003
74LCX244
Low Voltage Buffer/Line Driver
with 5V Tolerant Inputs and Outputs
General Description
The LCX244 contains eight non-inverting buffers with
3-STATE outputs. The device may be employed as a mem-
ory address driver, clock driver and bus-oriented transmit-
ter/receiver. The LCX244 is designed for low voltage (2.5V
or 3.3V) V
CC
applications with capability of interfacing to a
5V signal environment.
The LCX244 is fabricated with an advanced CMOS tech-
nology to achieve high speed operation while maintaining
CMOS low power dissipation.
Features
s
5V tolerant inputs and outputs
s
2.3V to 3.6V V
CC
specifications provided
s
6.5 ns t
PD
max (V
CC
=
3.3V), 10
µ
A I
CC
max
s
Power down high impedance inputs and outputs
s
Supports live insertion/withdrawal (Note 1)
s
±
24 mA output drive (V
CC
=
3.0V)
s
Implements patented noise/EMI reduction circuitry
s
Latch-up performance exceeds 500 mA
s
ESD performance:
Human body model
>
2000V
Machine model
>
200V
s
Leadless DQFN package
Note 1:
To ensure the high-impedance state during power up or down, OE
should be tied to V
CC
through a pull-up resistor: the minimum value or the
resistor is determined by the current-sourcing capability of the driver.
Ordering Code:
Order Number
74LCX244WM
74LCX244SJ
74LCX244BQ
(Preliminary)
74LCX244MSA
74LCX244MTC
Package
Number
M20B
M20D
MLP020B
(Preliminary)
MSA20
MTC20
Package Description
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
20-Terminal Depopulated Quad Very-Thin Flat Pack No Leads (DQFN), JEDEC MO-241,
2.5 x 4.5mm
20-Lead Shrink Small Outline Package (SSOP), JEDEC MO-150, 5.3mm Wide
20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
© 2003 Fairchild Semiconductor Corporation
DS500107
www.fairchildsemi.com

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 588  2610  2216  2500  1547  45  8  27  23  25 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved