Datasheet> 器件分类 > 存储> 存储> 72P51349L5BB8

文档预览

72P51349L5BB8: 产品描述PBGA-256, Reel; 产品类别存储存储; 文件大小801KB，共87页; 制造商IDT (Integrated Device Technology)

下载文档详细参数选型对比全文预览

72P51349L5BB8概述

PBGA-256, Reel

72P51349L5BB8规格参数

参数名称	属性值
Brand Name	Integrated Device Technology
是否无铅	含铅
是否Rohs认证	不符合
厂商名称	IDT (Integrated Device Technology)
零件包装代码	PBGA
包装说明	17 X 17 MM, 1 MM PITCH, PLASTIC, BGA-256
针数	256
制造商包装代码	BB256
Reach Compliance Code	not_compliant
ECCN代码	EAR99
最长访问时间	3.6 ns
最大时钟频率 (fCLK)	200 MHz
周期时间	5 ns
JESD-30 代码	S-PBGA-B256
JESD-609代码	e0
长度	17 mm
内存密度	1179648 bit
内存集成电路类型	OTHER FIFO
内存宽度	36
湿度敏感等级	3
功能数量	1
端子数量	256
字数	32768 words
字数代码	32000
工作模式	SYNCHRONOUS
最高工作温度	70 °C
最低工作温度
组织	32KX36
可输出	YES
封装主体材料	PLASTIC/EPOXY
封装代码	BGA
封装等效代码	BGA256,16X16,40
封装形状	SQUARE
封装形式	GRID ARRAY
并行/串行	PARALLEL
峰值回流温度（摄氏度）	225
电源	1.8 V
认证状态	Not Qualified
座面最大高度	3.5 mm
最大待机电流	0.1 A
最大压摆率	0.15 mA
最大供电电压 (Vsup)	1.9 V
最小供电电压 (Vsup)	1.7 V
标称供电电压 (Vsup)	1.8 V
表面贴装	YES
技术	CMOS
温度等级	COMMERCIAL
端子面层	Tin/Lead (Sn63Pb37)
端子形式	BALL
端子节距	1 mm
端子位置	BOTTOM
处于峰值回流温度下的最长时间	20
宽度	17 mm
Base Number Matches	1

文档预览

下载PDF文档

全文
预览

1.8V MULTI-QUEUE FLOW-CONTROL DEVICES

(8 QUEUES) 36 BIT WIDE CONFIGURATION

589,824 bits

1,179,648 bits

2,359,296 bits

4,718,592 bits

IDT72P51339

IDT72P51349

IDT72P51359

IDT72P51369

FEATURES

•

Choose from among the following memory density options:

IDT72P51339



Total Available Memory = 589,824 bits

IDT72P51349



Total Available Memory = 1,179,648 bits

IDT72P51359



Total Available Memory = 2,359,296 bits

IDT72P51369



Total Available Memory = 4,718,592 bits

Configurable from 1 to 8 Queues

Default configuration of 8 or 4 symmetrical queues

Default multi-queue device configurations

– IDT72P51339: 2,048 x 36 x 8Q

– IDT72P51349: 4,096 x 36 x 8Q

– IDT72P51359: 8,192 x 36 x 8Q

– IDT72P51369: 16,384 x 36 x 8Q

Default configuration can be augmented via the queue address

bus

Number of queues and individual queue sizes may be

configured at master reset though serial programming

200 MHz High speed operation (5ns cycle time)

3.6ns access time

Independent Read and Write access per queue

User Selectable Bus Matching Options:

•

– x36 in to x36 out

– x18 in to x36 out

– x9 in to x36 out

– x36in to x18out

– x18 in to x18 out

– x9 in to x18 out

– x36in to x9out

– x18 in to x9 out

– x9 in to x9 out

User selectable I/O: 1.5V HSTL, 1.8V eHSTL, or 2.5V LVTTL

100% Bus Utilization, Read and Write on every clock cycle

Selectable First Word Fall Through (FWFT) or IDT standard

mode of operation

Ability to operate on packet or word boundaries

Mark and Re-Write operation

Mark and Re-Read operation

Individual, Active queue flags (OR /

EF, IR

FF, PAE, PAF, PR)

8 bit parallel flag status on both read and write ports

Direct or polled operation of flag status bus

Expansion of up to 64 queues and/or 32Mb logical configura-

tion using up to 8 multi-queue devices in parallel

JTAG Functionality (Boundary Scan)

Available in a 256-pin PBGA, 1mm pitch, 17mm x 17mm

HIGH Performance submicron CMOS technology

Industrial temperature range (-40°C to +85°C) is available

Green parts available, see Ordering Information

FUNCTIONAL BLOCK DIAGRAM

MULTI-QUEUE FLOW-CONTROL DEVICE

WADEN

FSTR

WRADD

WEN

WCLK

WCS

READ CONTROL

RADEN

ESTR

RDADD

WRITE CONTROL

REN

RCLK

RCS

Din

Qout

x36, 18 or x9

DATA IN

x36, x18 or x9

DATA OUT

READ FLAGS

EF/OR

PAE

PAEn

WRITE FLAGS

FF/IR

PAF

PAFn

PRn

6716 drw01

IDT and the IDT logo are trademarks of Integrated Device Technology, Inc

COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES

2005

AUGUST 2005

DSC-6716/3

IDT72P51339/72P51349/72P51359/72P51369 1.8V, MQ FLOW-CONTROL DEVICES

(8 QUEUES) 36 BIT WIDE CONFIGURATION 589, 824, 1,179,648, 2,359,296, and 4,718,592

COMMERCIAL AND INDUSTRIAL

TEMPERATURE RANGES

Table of Contents

Features ........................................................................................................................................................................................................................ 1

Description ................................................................................................................................................................................................................... 5

Pin configuration ......................................................................................................................................................................................................... 7

Detailed Description .................................................................................................................................................................................................... 8

Pin Descriptions ......................................................................................................................................................................................................... 10

Pin number table ........................................................................................................................................................................................................ 16

Recommended DC operating conditions ................................................................................................................................................................ 17

Absolute maximum ratings ........................................................................................................................................................................................ 17

DC electrical characteristics ..................................................................................................................................................................................... 18

AC electrical characteristics ...................................................................................................................................................................................... 20

Functional description .............................................................................................................................................................................................. 22

Serial Programming .............................................................................................................................................................................................. 23

Default Programming ............................................................................................................................................................................................ 23

Parallel Programming ........................................................................................................................................................................................... 23

Queue Description ..................................................................................................................................................................................................... 25

Configuration of the IDT Multi-queue flow-control device ....................................................................................................................................... 25

Standard mode operation ..................................................................................................................................................................................... 26

Read Queue Selection and Read Operation ......................................................................................................................................................... 27

Switching Queues on the Write Port ...................................................................................................................................................................... 29

Switching Queues on the Read Port ..................................................................................................................................................................... 31

Flag Description ......................................................................................................................................................................................................... 42

PAFn Flag Bus Operation ..................................................................................................................................................................................... 42

Full Flag Operation ............................................................................................................................................................................................... 42

Empty or Output Ready Flag Operation (EF/OR) .................................................................................................................................................. 42

Almost Full Flag .................................................................................................................................................................................................... 43

Almost Empty Flag ................................................................................................................................................................................................ 43

Packet Ready Flag ............................................................................................................................................................................................... 47

Packet Mode Demarcation bits .............................................................................................................................................................................. 49

JTAG Interface ............................................................................................................................................................................................................ 82

JTAG AC electrical characteristics ............................................................................................................................................................................ 86

Ordering Information ................................................................................................................................................................................................. 87

List of Tables

Table 1 — Device programming mode comparison ........................................................................................................................................................ 22

Table 2 — Setting the queue programming mode during master reset ............................................................................................................................. 22

Table 3 — Mode Configuration ...................................................................................................................................................................................... 25

Table 4 — Write Address Bus, WRADD[7:0] ................................................................................................................................................................... 26

Table 5 — Read Address Bus, RDADD[7:0] .................................................................................................................................................................. 27

Table 6 — Write Queue Switch Operation ...................................................................................................................................................................... 30

Table 7 — Read Queue Switch Operation ..................................................................................................................................................................... 32

Table 8 — Same Queue Switch ..................................................................................................................................................................................... 32

Table 9 — Flag operation boundaries and Timing .......................................................................................................................................................... 45

Table 10 — Packet Mode Valid Byte for x36 bit word configuration ................................................................................................................................. 48

Table 11 — Bus-Matching Set-Up .................................................................................................................................................................................. 52

AUGUST 4, 2005

IDT72P51339/72P51349/72P51359/72P51369 1.8V, MQ FLOW-CONTROL DEVICES

(8 QUEUES) 36 BIT WIDE CONFIGURATION 589, 824, 1,179,648, 2,359,296, and 4,718,592

COMMERCIAL AND INDUSTRIAL

TEMPERATURE RANGES

List of Figures

Figure 1. Multi-Queue Flow-Control Device Block Diagram .............................................................................................................................................. 6

Figure 2a. AC Test Load ................................................................................................................................................................................................ 19

Figure 2b. Lumped Capacitive Load, Typical Derating ................................................................................................................................................... 19

Figure 3. Reference Signals .......................................................................................................................................................................................... 22

Figure 4. Device Programming Hierarchy ..................................................................................................................................................................... 24

Figure 5. IDT Standard mode illustrated (Read Port) ..................................................................................................................................................... 25

Figure 6. First Word Fall Through (FWFT) mode illustrated (Read Port) ........................................................................................................................ 25

Figure 7. Write Port Switching Queues Signal Sequence ................................................................................................................................................ 29

Figure 8. Switching Queues Bus Efficiency ..................................................................................................................................................................... 29

Figure 9. Simultaneous Queue Switching ....................................................................................................................................................................... 30

Figure 10. Read Port Switching Queues Signal Sequence ............................................................................................................................................. 31

Figure 11. Switching Queues Bus Efficiency ................................................................................................................................................................... 31

Figure 12. Simultaneous Queue Switching ..................................................................................................................................................................... 32

Figure 13. MARK and Re-Write Sequence .................................................................................................................................................................... 33

Figure 14. MARK and Re-Read Sequence ................................................................................................................................................................... 33

Figure 15. MARKing a Queue in Packet Mode - Write Queue MARK ............................................................................................................................. 34

Figure 16. MARKing a Queue in Packet Mode - Read Queue MARK ............................................................................................................................ 34

Figure 17. UN-MARKing a Queue in Packet Mode - Write Queue UN-MARK ................................................................................................................ 35

Figure 18. UN-MARKing a Queue in Packet Mode - Read Queue UN-MARK ............................................................................................................... 35

Figure 19. MARKing a Queue in FIFO Mode - Write Queue MARK ............................................................................................................................... 37

Figure 20. MARKing a Queue in FIFO Mode - Read Queue MARK .............................................................................................................................. 37

Figure 21. UN-MARKing a Queue in FIFO Mode - Write Queue UN-MARK .................................................................................................................. 38

Figure 22. UN-MARKing a Queue in FIFO Mode - Read Queue UN-MARK ................................................................................................................. 38

Figure 23. Leaving a MARK active on the Write Port ...................................................................................................................................................... 39

Figure 24. Leaving a MARK active on the Read Port ..................................................................................................................................................... 39

Figure 25. Inactivating a MARK on the Write Port Active ................................................................................................................................................. 40

Figure 26. Inactivating a MARK on the Read Port Active ................................................................................................................................................ 40

Figure 27. 36bit to 36bit word configuration .................................................................................................................................................................... 49

Figure 28. 36bit to 18bit word configuration .................................................................................................................................................................... 49

Figure 29. 36bit to 9bit word configuration ...................................................................................................................................................................... 49

Figure 30. 18bit to 36bit word configuration .................................................................................................................................................................... 50

Figure 31. 18bit to 18bit word configuration .................................................................................................................................................................... 50

Figure 32. 18bit to 9bit word configuration ...................................................................................................................................................................... 50

Figure 33. 9bit to 36bit word configuration ...................................................................................................................................................................... 51

Figure 34. 9bit to 18bit word configuration ...................................................................................................................................................................... 51

Figure 35. 9bit to 9bit word configuration ........................................................................................................................................................................ 51

Figure 36. Bus-Matching Byte Arrangement ................................................................................................................................................................... 53

Figure 37. Master Reset ................................................................................................................................................................................................ 54

Figure 38. Default Programming .................................................................................................................................................................................... 55

Figure 39. Parallel Programming ................................................................................................................................................................................... 56

Figure 40. Queue Programming via Write Address Bus .................................................................................................................................................. 57

Figure 41. Queue Programming via Read Address Bus ................................................................................................................................................. 57

Figure 42. Serial Port Connection for Serial Programming .............................................................................................................................................. 57

Figure 43. Serial Programming ...................................................................................................................................................................................... 58

Figure 44. Write Queue Select, Write Operation and Full Flag Operation ........................................................................................................................ 59

Figure 45. Write Queue Select and Mark ....................................................................................................................................................................... 60

Figure 46. Write Operations in First Word Fall Through mode ....................................................................................................................................... 61

Figure 47. Full Flag Timing in Expansion Configuration .................................................................................................................................................. 62

Figure 48. Read Queue Select, Read Operation (IDT mode) ......................................................................................................................................... 63

Figure 49. Read Queue Select, Read Operation (FWFT mode) ..................................................................................................................................... 64

Figure 50. Read Queue Select and Mark (IDT mode) .................................................................................................................................................... 65

Figure 51. Output Ready Flag Timing (In FWFT Mode) ................................................................................................................................................. 66

Figure 52. Read Queue Selection with Read Operations (IDT mode) ............................................................................................................................. 67

Figure 53. Read Queue Select, Read Operation and OE Timing .................................................................................................................................... 68

Figure 54. Writing in Packet Mode during a Queue change ............................................................................................................................................ 69

AUGUST 4, 2005

IDT72P51339/72P51349/72P51359/72P51369 1.8V, MQ FLOW-CONTROL DEVICES

(8 QUEUES) 36 BIT WIDE CONFIGURATION 589, 824, 1,179,648, 2,359,296, and 4,718,592

COMMERCIAL AND INDUSTRIAL

TEMPERATURE RANGES

List of Figures (Continued)

Figure 55. Reading in Packet Mode during a Queue change ......................................................................................................................................... 70

Figure 56. Writing Demarcation Bits (Packet Mode) ........................................................................................................................................................ 71

Figure 57. Data Output (Receive) Packet Mode of Operation ......................................................................................................................................... 72

Figure 58. Almost Full Flag Timing and Queue Switch .................................................................................................................................................... 73

Figure 59. Almost Full Flag Timing ................................................................................................................................................................................. 73

Figure 60. Almost Empty Flag Timing and Queue Switch (FWFT mode) ......................................................................................................................... 74

Figure 61. Almost Empty Flag Timing ............................................................................................................................................................................. 74

Figure 62.

PAEn/PRn

- Direct Mode - Status Word Selection ......................................................................................................................................... 75

Figure 63.

PAFn

- Direct Mode - Status Word Selection ................................................................................................................................................. 75

Figure 64.

PAEn

- Direct Mode, Flag Operation ............................................................................................................................................................. 76

Figure 65.

PAFn

- Direct Mode, Flag Operation ............................................................................................................................................................. 77

Figure 66.

PAFn

Bus - Polled Mode .............................................................................................................................................................................. 78

Figure 67. Expansion using ID codes ............................................................................................................................................................................ 79

Figure 68. Expansion using

WCS/RCS

......................................................................................................................................................................... 80

Figure 69. Expansion Connection Read Chip Select (RCS) ........................................................................................................................................... 81

Figure 70. Expansion Connection Write Chip Select (WCS) ........................................................................................................................................... 81

Figure 71. Boundary Scan Architecture ......................................................................................................................................................................... 82

Figure 72. TAP Controller State Diagram ....................................................................................................................................................................... 83

Figure 73. Standard JTAG Timing .................................................................................................................................................................................. 86

AUGUST 4, 2005

72P51349L5BB8相似产品对比

	72P51349L5BB8	72P51349L6BBGI	IDT72P51349L6BBGI	72P51369L5BB8	72P51369L6BB8	72P51359L6BBG	72P51359L6BBGI	IDT72P51359L6BBG	IDT72P51359L6BBGI
描述	PBGA-256, Reel	FIFO, 32KX36, 3.7ns, Synchronous, CMOS, PBGA256, 17 X 17 MM, 1 MM PITCH, GREEN, PLASTIC, BGA-256	FIFO, 32KX36, 3.7ns, Synchronous, CMOS, PBGA256, 17 X 17 MM, 1 MM PITCH, GREEN, PLASTIC, BGA-256	PBGA-256, Reel	PBGA-256, Reel	FIFO, 64KX36, 3.7ns, Synchronous, CMOS, PBGA256, 17 X 17 MM, 1 MM PITCH, GREEN, PLASTIC, BGA-256	FIFO, 64KX36, 3.7ns, Synchronous, CMOS, PBGA256, 17 X 17 MM, 1 MM PITCH, GREEN, PLASTIC, BGA-256	FIFO, 64KX36, 3.7ns, Synchronous, CMOS, PBGA256, 17 X 17 MM, 1 MM PITCH, GREEN, PLASTIC, BGA-256	FIFO, 64KX36, 3.7ns, Synchronous, CMOS, PBGA256, 17 X 17 MM, 1 MM PITCH, GREEN, PLASTIC, BGA-256
是否无铅	含铅	不含铅	不含铅	含铅	含铅	不含铅	不含铅	不含铅	不含铅
是否Rohs认证	不符合	符合	符合	不符合	不符合	符合	符合	符合	符合
厂商名称	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)
零件包装代码	PBGA	BGA	BGA	PBGA	PBGA	BGA	BGA	BGA	BGA
包装说明	17 X 17 MM, 1 MM PITCH, PLASTIC, BGA-256	BGA, BGA256,16X16,40	17 X 17 MM, 1 MM PITCH, GREEN, PLASTIC, BGA-256	17 X 17 MM, 1 MM PITCH, PLASTIC, BGA-256	17 X 17 MM, 1 MM PITCH, PLASTIC, BGA-256	BGA, BGA256,16X16,40	BGA, BGA256,16X16,40	BGA, BGA256,16X16,40	BGA, BGA256,16X16,40
针数	256	256	256	256	256	256	256	256	256
Reach Compliance Code	not_compliant	compliant	unknown	not_compliant	not_compliant	compliant	compliant	unknown	unknown
ECCN代码	EAR99	EAR99	EAR99	EAR99	EAR99	EAR99	EAR99	EAR99	EAR99
最长访问时间	3.6 ns	3.7 ns	3.7 ns	3.6 ns	3.7 ns	3.7 ns	3.7 ns	3.7 ns	3.7 ns
最大时钟频率 (fCLK)	200 MHz	166 MHz	166 MHz	200 MHz	166 MHz	166 MHz	166 MHz	166 MHz	166 MHz
周期时间	5 ns	6 ns	6 ns	5 ns	6 ns	6 ns	6 ns	6 ns	6 ns
JESD-30 代码	S-PBGA-B256	S-PBGA-B256	S-PBGA-B256	S-PBGA-B256	S-PBGA-B256	S-PBGA-B256	S-PBGA-B256	S-PBGA-B256	S-PBGA-B256
JESD-609代码	e0	e1	e1	e0	e0	e1	e1	e1	e1
长度	17 mm	17 mm	17 mm	17 mm	17 mm	17 mm	17 mm	17 mm	17 mm
内存密度	1179648 bit	1179648 bit	1179648 bit	4718592 bit	4718592 bit	2359296 bit	2359296 bit	2359296 bit	2359296 bit
内存集成电路类型	OTHER FIFO	OTHER FIFO	OTHER FIFO	OTHER FIFO	OTHER FIFO	OTHER FIFO	OTHER FIFO	OTHER FIFO	OTHER FIFO
内存宽度	36	36	36	36	36	36	36	36	36
湿度敏感等级	3	3	3	3	3	3	3	3	3
功能数量	1	1	1	1	1	1	1	1	1
端子数量	256	256	256	256	256	256	256	256	256
字数	32768 words	32768 words	32768 words	131072 words	131072 words	65536 words	65536 words	65536 words	65536 words
字数代码	32000	32000	32000	128000	128000	64000	64000	64000	64000
工作模式	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS
最高工作温度	70 °C	85 °C	85 °C	70 °C	70 °C	70 °C	85 °C	70 °C	85 °C
组织	32KX36	32KX36	32KX36	128KX36	128KX36	64KX36	64KX36	64KX36	64KX36
可输出	YES	YES	YES	YES	YES	YES	YES	YES	YES
封装主体材料	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
封装代码	BGA	BGA	BGA	BGA	BGA	BGA	BGA	BGA	BGA
封装等效代码	BGA256,16X16,40	BGA256,16X16,40	BGA256,16X16,40	BGA256,16X16,40	BGA256,16X16,40	BGA256,16X16,40	BGA256,16X16,40	BGA256,16X16,40	BGA256,16X16,40
封装形状	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE
封装形式	GRID ARRAY	GRID ARRAY	GRID ARRAY	GRID ARRAY	GRID ARRAY	GRID ARRAY	GRID ARRAY	GRID ARRAY	GRID ARRAY
并行/串行	PARALLEL	PARALLEL	PARALLEL	PARALLEL	PARALLEL	PARALLEL	PARALLEL	PARALLEL	PARALLEL
峰值回流温度（摄氏度）	225	260	260	225	225	260	260	260	260
电源	1.8 V	1.8 V	1.8 V	1.8 V	1.8 V	1.8 V	1.8 V	1.8 V	1.8 V
认证状态	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
座面最大高度	3.5 mm	3.5 mm	3.5 mm	3.5 mm	3.5 mm	3.5 mm	3.5 mm	3.5 mm	3.5 mm
最大待机电流	0.1 A	0.1 A	0.1 A	0.1 A	0.1 A	0.1 A	0.1 A	0.1 A	0.1 A
最大压摆率	0.15 mA	0.15 mA	0.15 mA	0.15 mA	0.15 mA	0.15 mA	0.15 mA	0.15 mA	0.15 mA
最大供电电压 (Vsup)	1.9 V	1.9 V	1.9 V	1.9 V	1.9 V	1.9 V	1.9 V	1.9 V	1.9 V
最小供电电压 (Vsup)	1.7 V	1.7 V	1.7 V	1.7 V	1.7 V	1.7 V	1.7 V	1.7 V	1.7 V
标称供电电压 (Vsup)	1.8 V	1.8 V	1.8 V	1.8 V	1.8 V	1.8 V	1.8 V	1.8 V	1.8 V
表面贴装	YES	YES	YES	YES	YES	YES	YES	YES	YES
技术	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
温度等级	COMMERCIAL	INDUSTRIAL	INDUSTRIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	INDUSTRIAL	COMMERCIAL	INDUSTRIAL
端子面层	Tin/Lead (Sn63Pb37)	Tin/Silver/Copper (Sn/Ag/Cu)	Tin/Silver/Copper (Sn/Ag/Cu)	Tin/Lead (Sn63Pb37)	Tin/Lead (Sn63Pb37)	Tin/Silver/Copper (Sn/Ag/Cu)	Tin/Silver/Copper (Sn/Ag/Cu)	Tin/Silver/Copper (Sn/Ag/Cu)	Tin/Silver/Copper (Sn/Ag/Cu)
端子形式	BALL	BALL	BALL	BALL	BALL	BALL	BALL	BALL	BALL
端子节距	1 mm	1 mm	1 mm	1 mm	1 mm	1 mm	1 mm	1 mm	1 mm
端子位置	BOTTOM	BOTTOM	BOTTOM	BOTTOM	BOTTOM	BOTTOM	BOTTOM	BOTTOM	BOTTOM
处于峰值回流温度下的最长时间	20	30	30	20	20	30	30	30	30
宽度	17 mm	17 mm	17 mm	17 mm	17 mm	17 mm	17 mm	17 mm	17 mm
Base Number Matches	1	1	1	1	1	1	1	1	1

推荐资源

高速数字电路设计电容选型首选法测及实例分析: 2996329963高速数字电路设计电容选型首选法测及实例分析...; EDENLIU 模拟电子

VXWORKS的目标机启动问题: 小弟近来刚刚接触VXWORKS,遇到一些问题请各位指点一下, 我用Tornado2.2做了一个BSP为pcPentium3的VXWORKS镜象我的目标机是Pentium3的,支持U盘启动. 我把U盘做成了98DOS的启动盘,然后我把VXW ......; gskinggs 实时操作系统RTOS

求DSP2812的高手指点，2812做控制面板相关疑惑。: 本人刚接触DSP2812看了相关的书籍和技术文档，但是还是有不少疑惑，望高手指点一二：现在我希望用DSP2812做一块控制面板，功能有显示，通讯（RS232\485，以太网），矩阵键盘，脉冲编码器，指 ......; zouweishangce DSP 与 ARM 处理器

[BEYONDMA、iamlining ]ohci专家请进！ohci port enable不成功: 有做过ohci的HC驱动的大虾吗? ohci的HC驱动为什么port总是enable 失败？电源与设备连都OK。...; huangruihua 嵌入式系统

办公室里最囧电话，超逗！！！: 办公室里最囧电话，超逗！！！某企业人事部的员工X某，最近被调到楼下的公关部。这天，他朋友打电话到原部门：“X某在吗？” X某的同事答：“他已经不在人事了。” 朋友：“啊？他……什么 ......; joyje_a 聊聊、笑笑、闹闹

在ARM上开发一个WEB服务界面，类似于现在路由器中使用的界面问题: 如题，我接手别人在ARM上开发一套类似现在路由器上的那种web操作界面，别人的程序是在UCLINUX下写的。由于程序问题和领导要求的一些问题。现在交在我手头上的是在ucos下的一套，用周立功的smart ......; qewgqerr ARM技术

语音识别按识别器对使用者的适应情况分类

有限词汇识别按词汇表中字、词或短句个数的多少，大致分为：100以下为小词汇;100-1000为中词汇;1000以上为大词汇。无限词汇识别(全音节识别) 当识别基元为汉语普通话中对应所有汉字的可读音节时，则称其为全音节语音识别(音节字表：Lexicon)。全音节语音识别是实现无限词汇或中文文本输入的基础。 ...[详细]
基于8051内核的远程直流电源监控系统设计

1 Introduction In the mid-1960s, American scientist Maas conducted extensive experimental research on the charging process of open-cell batteries and proposed an acceptable charging curve for ...[详细]
stm32串口学习笔记

　　stm32作为现在嵌入式物联网单片机行业中经常要用多的技术，相信大家都有所接触，今天这篇就给大家详细的分析下有关于stm32的出口，还不是很清楚的朋友要注意看看了哦，在最后还会为大家分享有些关于stm32的视频资料便于学习参考。　　什么是串口　　UART : Universal Asynchronous Receiver/Transmitter 通用异步收发器　　USART : Uni...[详细]
stm32与BQ4050通讯

最近在做一个关于电池管理的项目，用到了TI公司的BQ4050，这个IC是专门对电池进行管理、保护和数据采集的，在TI配套的上位机中可以对这个芯片进行配置，具体的配置方法还有各种寄存器的意义可以参照手册，实际上我对怎么配置这个IC也不怎么明白，基本上是按照默认配置来的。不过因为项目中我们用到四串的电池，所以必须配置为4串，不然第四个电池就不能获取到电压。具体的寄存器描述如图：接下来，我们...[详细]
stm32相关笔记——ADC部分

我们在学习一门技术的时候，应该对它的理论部分有所了解，然后才能在实践中进一步加深理解，进而掌握。对于stm32来说，我认为学习的时候应该先仔细阅读相关的参考手册，然后再动手实践，这样才能理解得更加透彻，掌握得更加牢固！今天记录一下我学习stm32的ADC部分的了解。 1.介绍小结：stm32的ADC有18个通道（16个外部通道+2个内部通道），有单次、连续、扫描和间断四种模式，ADC...[详细]
Peltier冷却器在智能汽车前照灯系统的应用

据外媒报道，Laird Thermal Systems公司推出HiTemp ET系列Peltier冷却器模块，可在高温下工作，为敏感电子器件提供现场冷却。在智能汽车前照灯系统中，数字光处理（DLP）技术的应用越来越多。采用这种技术，可以使车前面的光线更加清晰明亮。汽车前照灯系统可在110°C的高温下工作，而DLP器件的最高工作温度只有70℃，超过温限可能会产生故障或导致运行停止。采用HiT...[详细]
汽车电子的关键是什么

车辆采用的电子系统IC复杂性逐渐提高，希望借由执行人工智能（AI）算法控制自驾功能，同时也需满足《道路车辆功能安全ISO 26262》标准（以下简称《ISO 26262》）要求。因此，IC设计公司也正快速采用完整性的测试解决方案，以便达到相关标准要求。确保车辆电子能稳定的作法之一就是在功能运转期间执行定期测试，也就是在逻辑与存储器利用内建自我测试（Built-in Self Test;BI...[详细]
STM32-电源控制、低功耗模式

STM32的电源控制 STM32的电源框图 STM32的工作电压（VDD）为2.0～3.6V。通过内置的电压调节器提供所需的1.8V电源。当主电源VDD掉电后，通过VBAT脚为实时时钟(RTC)和备份寄存器提供电源。下面是STM32的电源框图：注意：框图中的VDDA和VSSA必须分别联到VDD和VSS。独立的A/D转换器供电和参考电压为了提高转换的精确度，ADC使用一个独立的...[详细]
纯正弦波逆变器的特点和功能

纯正弦波逆变器的输出波形好，失真度很低，且其输出波形与市电电网的交流电波形基本一致，实际上优良的纯正弦波逆变器提供的交流电比电网的质量更高。纯正弦波逆变器对收音机和通讯设备及精密设备的干扰小，噪声低，负载适应能力强，能满足所有交流负载的应用，而且整机效率较高。纯正弦波逆变器输出的是同我们日常使用的电网一样甚至更好的正弦波交流电，不存在电网中的电磁污染，简单来说就是运用范围广，负载能力强，稳...[详细]
什么电机可以用可控硅调速？

可以使用可控硅调速的电机非常之多，各种行业基本都可用到。各种类比如：风机、风扇、水泵、交流电机、直流电机、力矩电机、单相、三相、高压、低压都可以用到。唯一不同的是，各种场合要求不一样，其控制也千差万别。上海沐天机电设备有限公司是一家专业生产可控硅直流调速，可控硅力矩电机控制器的公司，公司产品全面，种类繁多，单可控硅调速器的产品就有以下几类： 1.单相直流电机调速：ZKS-0.3KW/D...[详细]
电动汽车跑高速对于续航会有什么影响

随着电动汽车续航里程不断的提高，驾驶电动汽车长途出行已然成为一种趋势，对于高速出行来说，电动汽车在跑高速续航会有多少影响呢？说到高速行驶的时候会有什么影响，对于电动汽车来说，行驶速度和耗电速度是成正相关的。同时也和电机和电池有关，首先从电动汽车的电机来说起，根据电机的特征来说，电机是直接进行动力输出，在高速行驶的时候车速提升的较快，而这个时候就需要车辆的电机来提高车辆的转速，因此高的转速自...[详细]
全国最大高速充电站投运：108台快充桩，40台超充桩“一秒一公里”

8月18日，我国最大规模的高速公路充电站 ——G25长深高速桐庐服务区（南区）光储充一体化智慧充电站正式建成投运。该充电站共设有108台大功率新能源车快充桩，其中包括40台超级充电桩，单桩最高功率可达600kW，实现了“一秒一公里”的充电速度。该服务区的充电桩采用了光伏发电、梯次储能、液冷超充直流快充等先进技术，并借助智能管理系统实现光伏储能与新能源车充电的统一管理与调度。此外，车棚上大...[详细]
空调电路板使用稳压块失效分析与研究

引言　　稳压块常见的为三端稳压块，作用是将电压进行降压处理，并将电压稳定在某一固定值后输出。稳压块常用的有正压输出和负压输出两种类型，正压稳压块大多以78**命名，负压稳压块大多以79**命名。命名的后两位为其输出电压值，空调主板使用的稳压块基本为正压输出的78**系列稳压块。　　稳压块是电路板电源部分核心器件，其性能和工作状态直接关系到主板是否可以正常工作。稳压块的主要性能是为主板提供稳定...[详细]
Waveshare ESP32-P4-ETH 开发板支持以太网和 PoE

Waveshare ESP32-P4-ETH 是一款紧凑型 ESP32-P4 开发板，支持以太网和 PoE，外观与 Olimex ESP32-P4-DevKit 非常相似，只是少了 pUEXT 接口。不过，我们也介绍过其他支持以太网（及其他功能）的 ESP32-P4 开发板，例如 ESP32-P4-Module-DEV-KIT、ESP32-P4-NANO 开发板和 GUITION JC-ESP3...[详细]
Arm聘请亚马逊 AI 芯片负责人，加速自主芯片研发计划

据路透社援引知情人士消息，英国半导体设计公司Arm已聘请亚马逊（NASDAQ:AMZN）人工智能芯片部门主管拉米・辛诺（Rami Sinno），以推进其自主研发完整芯片的计划。拉米・辛诺在亚马逊自研 AI 芯片的开发中扮演了核心角色，主导了 Trainium 和 Inferentia 芯片的研发。这两款芯片专为大型人工智能应用的构建与运行而设计，在亚马逊的 AI 生态中发挥着重要作用。此次...[详细]

器件捷径: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

热门器件

开源项目推荐更多

热门活动更多

热门文章更多

技术资料推荐更多