Datasheet> 器件分类 > 存储> 存储> IDT72P51349L6BBGI

文档预览

IDT72P51349L6BBGI: 产品描述FIFO, 32KX36, 3.7ns, Synchronous, CMOS, PBGA256, 17 X 17 MM, 1 MM PITCH, GREEN, PLASTIC, BGA-256; 产品类别存储存储; 文件大小801KB，共87页; 制造商IDT (Integrated Device Technology); 标准

下载文档详细参数选型对比全文预览

IDT72P51349L6BBGI概述

FIFO, 32KX36, 3.7ns, Synchronous, CMOS, PBGA256, 17 X 17 MM, 1 MM PITCH, GREEN, PLASTIC, BGA-256

IDT72P51349L6BBGI规格参数

参数名称	属性值
是否无铅	不含铅
是否Rohs认证	符合
厂商名称	IDT (Integrated Device Technology)
零件包装代码	BGA
包装说明	17 X 17 MM, 1 MM PITCH, GREEN, PLASTIC, BGA-256
针数	256
Reach Compliance Code	unknown
ECCN代码	EAR99
最长访问时间	3.7 ns
最大时钟频率 (fCLK)	166 MHz
周期时间	6 ns
JESD-30 代码	S-PBGA-B256
JESD-609代码	e1
长度	17 mm
内存密度	1179648 bit
内存集成电路类型	OTHER FIFO
内存宽度	36
湿度敏感等级	3
功能数量	1
端子数量	256
字数	32768 words
字数代码	32000
工作模式	SYNCHRONOUS
最高工作温度	85 °C
最低工作温度	-40 °C
组织	32KX36
可输出	YES
封装主体材料	PLASTIC/EPOXY
封装代码	BGA
封装等效代码	BGA256,16X16,40
封装形状	SQUARE
封装形式	GRID ARRAY
并行/串行	PARALLEL
峰值回流温度（摄氏度）	260
电源	1.8 V
认证状态	Not Qualified
座面最大高度	3.5 mm
最大待机电流	0.1 A
最大压摆率	0.15 mA
最大供电电压 (Vsup)	1.9 V
最小供电电压 (Vsup)	1.7 V
标称供电电压 (Vsup)	1.8 V
表面贴装	YES
技术	CMOS
温度等级	INDUSTRIAL
端子面层	Tin/Silver/Copper (Sn/Ag/Cu)
端子形式	BALL
端子节距	1 mm
端子位置	BOTTOM
处于峰值回流温度下的最长时间	30
宽度	17 mm
Base Number Matches	1

文档预览

下载PDF文档

全文
预览

1.8V MULTI-QUEUE FLOW-CONTROL DEVICES

(8 QUEUES) 36 BIT WIDE CONFIGURATION

589,824 bits

1,179,648 bits

2,359,296 bits

4,718,592 bits

IDT72P51339

IDT72P51349

IDT72P51359

IDT72P51369

FEATURES

•

Choose from among the following memory density options:

IDT72P51339



Total Available Memory = 589,824 bits

IDT72P51349



Total Available Memory = 1,179,648 bits

IDT72P51359



Total Available Memory = 2,359,296 bits

IDT72P51369



Total Available Memory = 4,718,592 bits

Configurable from 1 to 8 Queues

Default configuration of 8 or 4 symmetrical queues

Default multi-queue device configurations

– IDT72P51339: 2,048 x 36 x 8Q

– IDT72P51349: 4,096 x 36 x 8Q

– IDT72P51359: 8,192 x 36 x 8Q

– IDT72P51369: 16,384 x 36 x 8Q

Default configuration can be augmented via the queue address

bus

Number of queues and individual queue sizes may be

configured at master reset though serial programming

200 MHz High speed operation (5ns cycle time)

3.6ns access time

Independent Read and Write access per queue

User Selectable Bus Matching Options:

•

– x36 in to x36 out

– x18 in to x36 out

– x9 in to x36 out

– x36in to x18out

– x18 in to x18 out

– x9 in to x18 out

– x36in to x9out

– x18 in to x9 out

– x9 in to x9 out

User selectable I/O: 1.5V HSTL, 1.8V eHSTL, or 2.5V LVTTL

100% Bus Utilization, Read and Write on every clock cycle

Selectable First Word Fall Through (FWFT) or IDT standard

mode of operation

Ability to operate on packet or word boundaries

Mark and Re-Write operation

Mark and Re-Read operation

Individual, Active queue flags (OR /

EF, IR

FF, PAE, PAF, PR)

8 bit parallel flag status on both read and write ports

Direct or polled operation of flag status bus

Expansion of up to 64 queues and/or 32Mb logical configura-

tion using up to 8 multi-queue devices in parallel

JTAG Functionality (Boundary Scan)

Available in a 256-pin PBGA, 1mm pitch, 17mm x 17mm

HIGH Performance submicron CMOS technology

Industrial temperature range (-40°C to +85°C) is available

Green parts available, see Ordering Information

FUNCTIONAL BLOCK DIAGRAM

MULTI-QUEUE FLOW-CONTROL DEVICE

WADEN

FSTR

WRADD

WEN

WCLK

WCS

READ CONTROL

RADEN

ESTR

RDADD

WRITE CONTROL

REN

RCLK

RCS

Din

Qout

x36, 18 or x9

DATA IN

x36, x18 or x9

DATA OUT

READ FLAGS

EF/OR

PAE

PAEn

WRITE FLAGS

FF/IR

PAF

PAFn

PRn

6716 drw01

IDT and the IDT logo are trademarks of Integrated Device Technology, Inc

COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES

2005

AUGUST 2005

DSC-6716/3

IDT72P51339/72P51349/72P51359/72P51369 1.8V, MQ FLOW-CONTROL DEVICES

(8 QUEUES) 36 BIT WIDE CONFIGURATION 589, 824, 1,179,648, 2,359,296, and 4,718,592

COMMERCIAL AND INDUSTRIAL

TEMPERATURE RANGES

Table of Contents

Features ........................................................................................................................................................................................................................ 1

Description ................................................................................................................................................................................................................... 5

Pin configuration ......................................................................................................................................................................................................... 7

Detailed Description .................................................................................................................................................................................................... 8

Pin Descriptions ......................................................................................................................................................................................................... 10

Pin number table ........................................................................................................................................................................................................ 16

Recommended DC operating conditions ................................................................................................................................................................ 17

Absolute maximum ratings ........................................................................................................................................................................................ 17

DC electrical characteristics ..................................................................................................................................................................................... 18

AC electrical characteristics ...................................................................................................................................................................................... 20

Functional description .............................................................................................................................................................................................. 22

Serial Programming .............................................................................................................................................................................................. 23

Default Programming ............................................................................................................................................................................................ 23

Parallel Programming ........................................................................................................................................................................................... 23

Queue Description ..................................................................................................................................................................................................... 25

Configuration of the IDT Multi-queue flow-control device ....................................................................................................................................... 25

Standard mode operation ..................................................................................................................................................................................... 26

Read Queue Selection and Read Operation ......................................................................................................................................................... 27

Switching Queues on the Write Port ...................................................................................................................................................................... 29

Switching Queues on the Read Port ..................................................................................................................................................................... 31

Flag Description ......................................................................................................................................................................................................... 42

PAFn Flag Bus Operation ..................................................................................................................................................................................... 42

Full Flag Operation ............................................................................................................................................................................................... 42

Empty or Output Ready Flag Operation (EF/OR) .................................................................................................................................................. 42

Almost Full Flag .................................................................................................................................................................................................... 43

Almost Empty Flag ................................................................................................................................................................................................ 43

Packet Ready Flag ............................................................................................................................................................................................... 47

Packet Mode Demarcation bits .............................................................................................................................................................................. 49

JTAG Interface ............................................................................................................................................................................................................ 82

JTAG AC electrical characteristics ............................................................................................................................................................................ 86

Ordering Information ................................................................................................................................................................................................. 87

List of Tables

Table 1 — Device programming mode comparison ........................................................................................................................................................ 22

Table 2 — Setting the queue programming mode during master reset ............................................................................................................................. 22

Table 3 — Mode Configuration ...................................................................................................................................................................................... 25

Table 4 — Write Address Bus, WRADD[7:0] ................................................................................................................................................................... 26

Table 5 — Read Address Bus, RDADD[7:0] .................................................................................................................................................................. 27

Table 6 — Write Queue Switch Operation ...................................................................................................................................................................... 30

Table 7 — Read Queue Switch Operation ..................................................................................................................................................................... 32

Table 8 — Same Queue Switch ..................................................................................................................................................................................... 32

Table 9 — Flag operation boundaries and Timing .......................................................................................................................................................... 45

Table 10 — Packet Mode Valid Byte for x36 bit word configuration ................................................................................................................................. 48

Table 11 — Bus-Matching Set-Up .................................................................................................................................................................................. 52

AUGUST 4, 2005

IDT72P51339/72P51349/72P51359/72P51369 1.8V, MQ FLOW-CONTROL DEVICES

(8 QUEUES) 36 BIT WIDE CONFIGURATION 589, 824, 1,179,648, 2,359,296, and 4,718,592

COMMERCIAL AND INDUSTRIAL

TEMPERATURE RANGES

List of Figures

Figure 1. Multi-Queue Flow-Control Device Block Diagram .............................................................................................................................................. 6

Figure 2a. AC Test Load ................................................................................................................................................................................................ 19

Figure 2b. Lumped Capacitive Load, Typical Derating ................................................................................................................................................... 19

Figure 3. Reference Signals .......................................................................................................................................................................................... 22

Figure 4. Device Programming Hierarchy ..................................................................................................................................................................... 24

Figure 5. IDT Standard mode illustrated (Read Port) ..................................................................................................................................................... 25

Figure 6. First Word Fall Through (FWFT) mode illustrated (Read Port) ........................................................................................................................ 25

Figure 7. Write Port Switching Queues Signal Sequence ................................................................................................................................................ 29

Figure 8. Switching Queues Bus Efficiency ..................................................................................................................................................................... 29

Figure 9. Simultaneous Queue Switching ....................................................................................................................................................................... 30

Figure 10. Read Port Switching Queues Signal Sequence ............................................................................................................................................. 31

Figure 11. Switching Queues Bus Efficiency ................................................................................................................................................................... 31

Figure 12. Simultaneous Queue Switching ..................................................................................................................................................................... 32

Figure 13. MARK and Re-Write Sequence .................................................................................................................................................................... 33

Figure 14. MARK and Re-Read Sequence ................................................................................................................................................................... 33

Figure 15. MARKing a Queue in Packet Mode - Write Queue MARK ............................................................................................................................. 34

Figure 16. MARKing a Queue in Packet Mode - Read Queue MARK ............................................................................................................................ 34

Figure 17. UN-MARKing a Queue in Packet Mode - Write Queue UN-MARK ................................................................................................................ 35

Figure 18. UN-MARKing a Queue in Packet Mode - Read Queue UN-MARK ............................................................................................................... 35

Figure 19. MARKing a Queue in FIFO Mode - Write Queue MARK ............................................................................................................................... 37

Figure 20. MARKing a Queue in FIFO Mode - Read Queue MARK .............................................................................................................................. 37

Figure 21. UN-MARKing a Queue in FIFO Mode - Write Queue UN-MARK .................................................................................................................. 38

Figure 22. UN-MARKing a Queue in FIFO Mode - Read Queue UN-MARK ................................................................................................................. 38

Figure 23. Leaving a MARK active on the Write Port ...................................................................................................................................................... 39

Figure 24. Leaving a MARK active on the Read Port ..................................................................................................................................................... 39

Figure 25. Inactivating a MARK on the Write Port Active ................................................................................................................................................. 40

Figure 26. Inactivating a MARK on the Read Port Active ................................................................................................................................................ 40

Figure 27. 36bit to 36bit word configuration .................................................................................................................................................................... 49

Figure 28. 36bit to 18bit word configuration .................................................................................................................................................................... 49

Figure 29. 36bit to 9bit word configuration ...................................................................................................................................................................... 49

Figure 30. 18bit to 36bit word configuration .................................................................................................................................................................... 50

Figure 31. 18bit to 18bit word configuration .................................................................................................................................................................... 50

Figure 32. 18bit to 9bit word configuration ...................................................................................................................................................................... 50

Figure 33. 9bit to 36bit word configuration ...................................................................................................................................................................... 51

Figure 34. 9bit to 18bit word configuration ...................................................................................................................................................................... 51

Figure 35. 9bit to 9bit word configuration ........................................................................................................................................................................ 51

Figure 36. Bus-Matching Byte Arrangement ................................................................................................................................................................... 53

Figure 37. Master Reset ................................................................................................................................................................................................ 54

Figure 38. Default Programming .................................................................................................................................................................................... 55

Figure 39. Parallel Programming ................................................................................................................................................................................... 56

Figure 40. Queue Programming via Write Address Bus .................................................................................................................................................. 57

Figure 41. Queue Programming via Read Address Bus ................................................................................................................................................. 57

Figure 42. Serial Port Connection for Serial Programming .............................................................................................................................................. 57

Figure 43. Serial Programming ...................................................................................................................................................................................... 58

Figure 44. Write Queue Select, Write Operation and Full Flag Operation ........................................................................................................................ 59

Figure 45. Write Queue Select and Mark ....................................................................................................................................................................... 60

Figure 46. Write Operations in First Word Fall Through mode ....................................................................................................................................... 61

Figure 47. Full Flag Timing in Expansion Configuration .................................................................................................................................................. 62

Figure 48. Read Queue Select, Read Operation (IDT mode) ......................................................................................................................................... 63

Figure 49. Read Queue Select, Read Operation (FWFT mode) ..................................................................................................................................... 64

Figure 50. Read Queue Select and Mark (IDT mode) .................................................................................................................................................... 65

Figure 51. Output Ready Flag Timing (In FWFT Mode) ................................................................................................................................................. 66

Figure 52. Read Queue Selection with Read Operations (IDT mode) ............................................................................................................................. 67

Figure 53. Read Queue Select, Read Operation and OE Timing .................................................................................................................................... 68

Figure 54. Writing in Packet Mode during a Queue change ............................................................................................................................................ 69

AUGUST 4, 2005

IDT72P51339/72P51349/72P51359/72P51369 1.8V, MQ FLOW-CONTROL DEVICES

(8 QUEUES) 36 BIT WIDE CONFIGURATION 589, 824, 1,179,648, 2,359,296, and 4,718,592

COMMERCIAL AND INDUSTRIAL

TEMPERATURE RANGES

List of Figures (Continued)

Figure 55. Reading in Packet Mode during a Queue change ......................................................................................................................................... 70

Figure 56. Writing Demarcation Bits (Packet Mode) ........................................................................................................................................................ 71

Figure 57. Data Output (Receive) Packet Mode of Operation ......................................................................................................................................... 72

Figure 58. Almost Full Flag Timing and Queue Switch .................................................................................................................................................... 73

Figure 59. Almost Full Flag Timing ................................................................................................................................................................................. 73

Figure 60. Almost Empty Flag Timing and Queue Switch (FWFT mode) ......................................................................................................................... 74

Figure 61. Almost Empty Flag Timing ............................................................................................................................................................................. 74

Figure 62.

PAEn/PRn

- Direct Mode - Status Word Selection ......................................................................................................................................... 75

Figure 63.

PAFn

- Direct Mode - Status Word Selection ................................................................................................................................................. 75

Figure 64.

PAEn

- Direct Mode, Flag Operation ............................................................................................................................................................. 76

Figure 65.

PAFn

- Direct Mode, Flag Operation ............................................................................................................................................................. 77

Figure 66.

PAFn

Bus - Polled Mode .............................................................................................................................................................................. 78

Figure 67. Expansion using ID codes ............................................................................................................................................................................ 79

Figure 68. Expansion using

WCS/RCS

......................................................................................................................................................................... 80

Figure 69. Expansion Connection Read Chip Select (RCS) ........................................................................................................................................... 81

Figure 70. Expansion Connection Write Chip Select (WCS) ........................................................................................................................................... 81

Figure 71. Boundary Scan Architecture ......................................................................................................................................................................... 82

Figure 72. TAP Controller State Diagram ....................................................................................................................................................................... 83

Figure 73. Standard JTAG Timing .................................................................................................................................................................................. 86

AUGUST 4, 2005

IDT72P51349L6BBGI相似产品对比

	IDT72P51349L6BBGI	72P51349L6BBGI	72P51369L5BB8	72P51369L6BB8	72P51349L5BB8	72P51359L6BBG	72P51359L6BBGI	IDT72P51359L6BBG	IDT72P51359L6BBGI
描述	FIFO, 32KX36, 3.7ns, Synchronous, CMOS, PBGA256, 17 X 17 MM, 1 MM PITCH, GREEN, PLASTIC, BGA-256	FIFO, 32KX36, 3.7ns, Synchronous, CMOS, PBGA256, 17 X 17 MM, 1 MM PITCH, GREEN, PLASTIC, BGA-256	PBGA-256, Reel	PBGA-256, Reel	PBGA-256, Reel	FIFO, 64KX36, 3.7ns, Synchronous, CMOS, PBGA256, 17 X 17 MM, 1 MM PITCH, GREEN, PLASTIC, BGA-256	FIFO, 64KX36, 3.7ns, Synchronous, CMOS, PBGA256, 17 X 17 MM, 1 MM PITCH, GREEN, PLASTIC, BGA-256	FIFO, 64KX36, 3.7ns, Synchronous, CMOS, PBGA256, 17 X 17 MM, 1 MM PITCH, GREEN, PLASTIC, BGA-256	FIFO, 64KX36, 3.7ns, Synchronous, CMOS, PBGA256, 17 X 17 MM, 1 MM PITCH, GREEN, PLASTIC, BGA-256
是否无铅	不含铅	不含铅	含铅	含铅	含铅	不含铅	不含铅	不含铅	不含铅
是否Rohs认证	符合	符合	不符合	不符合	不符合	符合	符合	符合	符合
厂商名称	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)
零件包装代码	BGA	BGA	PBGA	PBGA	PBGA	BGA	BGA	BGA	BGA
包装说明	17 X 17 MM, 1 MM PITCH, GREEN, PLASTIC, BGA-256	BGA, BGA256,16X16,40	17 X 17 MM, 1 MM PITCH, PLASTIC, BGA-256	17 X 17 MM, 1 MM PITCH, PLASTIC, BGA-256	17 X 17 MM, 1 MM PITCH, PLASTIC, BGA-256	BGA, BGA256,16X16,40	BGA, BGA256,16X16,40	BGA, BGA256,16X16,40	BGA, BGA256,16X16,40
针数	256	256	256	256	256	256	256	256	256
Reach Compliance Code	unknown	compliant	not_compliant	not_compliant	not_compliant	compliant	compliant	unknown	unknown
ECCN代码	EAR99	EAR99	EAR99	EAR99	EAR99	EAR99	EAR99	EAR99	EAR99
最长访问时间	3.7 ns	3.7 ns	3.6 ns	3.7 ns	3.6 ns	3.7 ns	3.7 ns	3.7 ns	3.7 ns
最大时钟频率 (fCLK)	166 MHz	166 MHz	200 MHz	166 MHz	200 MHz	166 MHz	166 MHz	166 MHz	166 MHz
周期时间	6 ns	6 ns	5 ns	6 ns	5 ns	6 ns	6 ns	6 ns	6 ns
JESD-30 代码	S-PBGA-B256	S-PBGA-B256	S-PBGA-B256	S-PBGA-B256	S-PBGA-B256	S-PBGA-B256	S-PBGA-B256	S-PBGA-B256	S-PBGA-B256
JESD-609代码	e1	e1	e0	e0	e0	e1	e1	e1	e1
长度	17 mm	17 mm	17 mm	17 mm	17 mm	17 mm	17 mm	17 mm	17 mm
内存密度	1179648 bit	1179648 bit	4718592 bit	4718592 bit	1179648 bit	2359296 bit	2359296 bit	2359296 bit	2359296 bit
内存集成电路类型	OTHER FIFO	OTHER FIFO	OTHER FIFO	OTHER FIFO	OTHER FIFO	OTHER FIFO	OTHER FIFO	OTHER FIFO	OTHER FIFO
内存宽度	36	36	36	36	36	36	36	36	36
湿度敏感等级	3	3	3	3	3	3	3	3	3
功能数量	1	1	1	1	1	1	1	1	1
端子数量	256	256	256	256	256	256	256	256	256
字数	32768 words	32768 words	131072 words	131072 words	32768 words	65536 words	65536 words	65536 words	65536 words
字数代码	32000	32000	128000	128000	32000	64000	64000	64000	64000
工作模式	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS
最高工作温度	85 °C	85 °C	70 °C	70 °C	70 °C	70 °C	85 °C	70 °C	85 °C
组织	32KX36	32KX36	128KX36	128KX36	32KX36	64KX36	64KX36	64KX36	64KX36
可输出	YES	YES	YES	YES	YES	YES	YES	YES	YES
封装主体材料	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
封装代码	BGA	BGA	BGA	BGA	BGA	BGA	BGA	BGA	BGA
封装等效代码	BGA256,16X16,40	BGA256,16X16,40	BGA256,16X16,40	BGA256,16X16,40	BGA256,16X16,40	BGA256,16X16,40	BGA256,16X16,40	BGA256,16X16,40	BGA256,16X16,40
封装形状	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE
封装形式	GRID ARRAY	GRID ARRAY	GRID ARRAY	GRID ARRAY	GRID ARRAY	GRID ARRAY	GRID ARRAY	GRID ARRAY	GRID ARRAY
并行/串行	PARALLEL	PARALLEL	PARALLEL	PARALLEL	PARALLEL	PARALLEL	PARALLEL	PARALLEL	PARALLEL
峰值回流温度（摄氏度）	260	260	225	225	225	260	260	260	260
电源	1.8 V	1.8 V	1.8 V	1.8 V	1.8 V	1.8 V	1.8 V	1.8 V	1.8 V
认证状态	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
座面最大高度	3.5 mm	3.5 mm	3.5 mm	3.5 mm	3.5 mm	3.5 mm	3.5 mm	3.5 mm	3.5 mm
最大待机电流	0.1 A	0.1 A	0.1 A	0.1 A	0.1 A	0.1 A	0.1 A	0.1 A	0.1 A
最大压摆率	0.15 mA	0.15 mA	0.15 mA	0.15 mA	0.15 mA	0.15 mA	0.15 mA	0.15 mA	0.15 mA
最大供电电压 (Vsup)	1.9 V	1.9 V	1.9 V	1.9 V	1.9 V	1.9 V	1.9 V	1.9 V	1.9 V
最小供电电压 (Vsup)	1.7 V	1.7 V	1.7 V	1.7 V	1.7 V	1.7 V	1.7 V	1.7 V	1.7 V
标称供电电压 (Vsup)	1.8 V	1.8 V	1.8 V	1.8 V	1.8 V	1.8 V	1.8 V	1.8 V	1.8 V
表面贴装	YES	YES	YES	YES	YES	YES	YES	YES	YES
技术	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
温度等级	INDUSTRIAL	INDUSTRIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	INDUSTRIAL	COMMERCIAL	INDUSTRIAL
端子面层	Tin/Silver/Copper (Sn/Ag/Cu)	Tin/Silver/Copper (Sn/Ag/Cu)	Tin/Lead (Sn63Pb37)	Tin/Lead (Sn63Pb37)	Tin/Lead (Sn63Pb37)	Tin/Silver/Copper (Sn/Ag/Cu)	Tin/Silver/Copper (Sn/Ag/Cu)	Tin/Silver/Copper (Sn/Ag/Cu)	Tin/Silver/Copper (Sn/Ag/Cu)
端子形式	BALL	BALL	BALL	BALL	BALL	BALL	BALL	BALL	BALL
端子节距	1 mm	1 mm	1 mm	1 mm	1 mm	1 mm	1 mm	1 mm	1 mm
端子位置	BOTTOM	BOTTOM	BOTTOM	BOTTOM	BOTTOM	BOTTOM	BOTTOM	BOTTOM	BOTTOM
处于峰值回流温度下的最长时间	30	30	20	20	20	30	30	30	30
宽度	17 mm	17 mm	17 mm	17 mm	17 mm	17 mm	17 mm	17 mm	17 mm
Base Number Matches	1	1	1	1	1	1	1	1	1

推荐资源

理解右半平面零点.: 204597 204598 204599 204600 204602 ...; dontium 模拟与混合信号

基于ARM的嵌入式开发环境概述(一): 学习嵌入式系统的开发应用技术，应该是在基于某种嵌入式微处理器核的系统芯片应用平台上进行。小弟不才，今后的几贴将对如何构造ARM嵌入式开发环境等基本情况进行介绍。 (一)交叉开发环境作为 ......; boxin518 ARM技术

十万火急：求evc下开发视频捕获和压缩的方法: 如题，谢谢...; zouweihua 嵌入式系统

模拟电子200问: 附：pdf文档 28426 1、半导体材料制作电子器件与传统的真空电子器件相比有什么特点? 答：频率特性好、体积小、功耗小，便于电路的集成化产品的袖珍化，此外在坚固抗震可靠等方面也特别 ......; tiankai001 模拟电子

STM8S103配置TIM1为输出比较模式不翻转: 用的是103F的片子,想把TIM1设置成翻转输出比较模式,但端口不会发生翻转配置程序如下: GPIO_Init(GPIOC, GPIO_PIN_6, GPIO_MODE_OUT_PP_HIGH_FAST); TIM1->CR1 &= 0xFE; // stop ......; huifei stm32/stm8

求助，在石家庄出差，没带自己电脑，需要更新fpga程序，没有quartus ii: 谁能帮一帮，谢谢了先...; 450678797 FPGA/CPLD

SIMATIC S7-1500 PLC左移指令（SHL）及样

TIA博途软件位移指令能将将累加器的内容逐位向左或者向右移动。移动的位数由N决定，向左移N位相当于累加器的内容乘以2N，向右移相当于累加器的内容处理2N。移位指令在逻辑控制中使用也很方便。 (1)左移指令(SHL) 当左移指令（SHL）的EN位为高电平“1”时，将执行移位指令，将IN端制定的内容送入累加器1低字中，并左移N端制定的位数，然后写入OUT端指令的目的地址中，左移指令（SHL）和参...[详细]
谣言四起、智驾热战，谁在风口浪尖？

智驾圈各有各的节奏。有人忙着推送新版本、低头搞研发，也有人忙着搞宣发，也有人埋头量产。怪就怪在，稍微低调点，就有可能成为谣言的起源。 8 月 19 号，元戎启行官方释放了一段视频，smart 机器人科技有限公司 CEO 陈大宇和元戎启行 CTO 曹通易两人试乘 smart 精灵 5，全程城区辅助驾驶挑战深圳出行高峰。视频中两人有说有笑，主动提到了前段时间网传双方解约的说法。结论就是，根本是...[详细]
AI造车第一车企，造出全球首个AI座舱

如果说汽车的终极形态是硅基生命体，那么在智能驾驶领域，它已经逐渐具备了「老司机」的样貌；而在智能座舱领域，它同样需要像一个人，甚至像一个「老朋友」。这是 AI 类人化演进的必然结果。从 DeepSeek 到 Manus，大模型的突破不断释放出深度思考、逻辑推理和执行决策的能力。而这些能力，唯有在智能座舱这一超级应用场景中，才能得到充分落地与扩展。在吉利发布的 Flyme Aut...[详细]
电动汽车的养护问题该怎么解决

由于政策以及节能等原因，新能源汽车越来越受广大消费者的青睐。车子到手了，接下来少不了保养环节，但由于新能源车的动力结构与传统能源车不同，在保养方面也有所区别。今天就来和大家分享一下，关于电动车的电池养护知识。电动汽车主要针对“电池”和“电机”的维护。电动车在使用过程中，要留意汽车用电的情况，当指针从“H”降到“L”附近时，就意味着我们要为汽车充电了。一般情况下，电动车每天都需要充电，便于电...[详细]
英伟达今天公布人形机器人“黑科技”

“你设置好日程提醒了吗？” 8月24日，英伟达机器人官方账号在社交平台上发布了一张黑色礼盒的照片，附着一张带着创始人黄仁勋签名、配文为“好好享受”的贺卡。此次预热的产品，是一款针对机器人的“新大脑”。两天前，英伟达便发布了预热视频，黄仁勋写下一张贺卡称：“好好享受你的新大脑吧！” 随后，一款人形机器人拿起礼盒上的贺卡，读了起来，这款机器人来自中国厂商傅利叶。 ...[详细]
苹果印度扩张计划遇到新麻烦，富士康被曝在当地召回约 300 名中国工程师

8 月 25 日消息，苹果在印度的扩张遇到新麻烦。据彭博社报道，富士康科技集团已从印度召回约 300 名中国工程师，使苹果在当地的生产计划再度受阻。这些工程师来自富士康旗下裕展科技位于泰米尔纳德邦的工厂，这是数月以来第二次发生类似情况。裕展工厂主要生产旧款 iPhone 的金属外壳和显示模组，并未参与新一代 iPhone 17 的制造。该工厂才投产数月，而苹果的显示器依旧大量依赖进口。苹果...[详细]
LED损坏原因及延长寿命方法讨论

　　白光LED属于电压敏感型的器件，在实际工作中是以20mA的电流为上限，但往往会由于在使用中的各种原因而造成电流增大，如果不采取保护措施，这种增大的电流超过一定的时间和幅度后LED就会损坏。　　造成LED损坏的原因主要有：　　①供电电压的突然升高。　　②线路中某个组件或印制线条或其他导线的短路而形成LED供电通路的局部短路，使这个地方的电压增高。　　③某个LED因为自身的质量原因损...[详细]
萨里大学发明新型人工智能系统或将改变自动驾驶汽车在无GPS情况下的导航方式

据外媒报道，萨里大学（University of Surrey）的研究人员开发出一种无需依赖GPS即可在人口密集的城市地区精确定位设备位置的人工智能系统。该系统可将定位误差从734米缩小到22米以内，这对于自动驾驶汽车和救援车辆等技术的发展意义重大。图片来源：萨里大学在发表于《IEEE Robotics and Automation Letters》的论文中，研究人员介绍了PEn...[详细]
2025智能机器人发展的思考与建议

基于对十余家智能机器人企业的调研，本文梳理并分析了智能产业发展现状及面临的挑战与分歧，从聚合智能视角提出发展建议。 ...[详细]
智驭未来出行，臻测安全新境：罗德与施瓦茨亮相汽车测试盛会ATE 2025

8月27日，汽车测试及质量监控博览会(以下简称“ATE 2025”)即将拉开帷幕。罗德与施瓦茨（以下简称“R&S”）在本次展会上，围绕“智驭未来出行，臻测安全新境”主题，展示汽车测试相关六大解决方案，覆盖车外通信、车内网络、车外感知、以及整车验证等全测试场景。R&S旨在通过前沿、精准且高度可靠的测试解决方案，为智能网联汽车从研发到量产的每一环节提供强大的技术支撑，助力客户克服新技术挑战、提升安全...[详细]
自动驾驶汽车如何准确识别小物体？

自动驾驶汽车想要在道路上安全行驶，需要识别的东西远比我们所知道的诸如红绿灯、行人、车辆等复杂得多。其中有一个是我们经常会忽略，但同样非常重要的障碍物，那就是小物体，像是地面上常见的小坑、碎石、塑料袋、纸箱角落、掉落的车载零件，甚至是一只小鸟或小猫，都可能对车辆的行驶安全与乘坐舒适性造成影响。小物体检测听起来“小事儿一桩”，但实际难度会高很多。小物体具有目标体积小、与背景对比弱、遮挡...[详细]
解析数字电视机顶盒的关键技术

　　数字电视机顶盒由高频头、QAM解调器、TS流解复用器、MPEG一2解码器、PAUNTSC视频编码器、嵌人式CPU系统和外围接口、CA模块和上行数据调制器组成。工作原理如附图。　　数字电视机顶盒的工作过程大致如下：高频头接收来自有线网的高频信号，通过QAM解调器完成信道解码，从载波中分离出包含音、视频和其他数据信息的传送流门蜀。传送流中一般包含多个音、视频流及一些数据信息。解复用器则用...[详细]
串联逆变器与并联逆变电源有什么不同，先开通后关断

串联逆变器和并联逆变器的区别在于使用不同的振荡电路。串联逆变器将L、R和c串联，并联逆变器将L、R和c并联。串联逆变器与并联逆变电源有哪些区别串联逆变器的负载电路具有低阻抗。需要电压源电源，大滤波电容器应并联在DC电源端子上。如果逆变器发生故障，由于浪涌电流大，很难提供保护。并联逆变器的负载电路呈现高阻抗，需要电流源供电。大型电抗器应串联在DC电力终端。如果逆变器发生故障，很容易提...[详细]
虹科干货 | 简单几步教您使用工业树莓派实现HTTP协议数据上传至云平台

HTTP是超文本传输协议的英文缩写，是基于TCP/IP通讯协议之上用来传输HTML和图片文件的应用协议，它是一个应用层面向对象的协议，优点是简捷、快速，适用于分布式超媒体信息系统。 HTTP协议主要工作于B-S架构之上，这个时候浏览器作为HTTP的客户端通过URL向HTTP的服务器（web服务器）发送所有请求，web服务器根据接收到的请求后，向客户端发送响应信息。客户端向服务器请求发送时，需...[详细]
铅酸电池和锂电池对于新能源汽车哪个性价比高

电池作为新能源汽车的核心，关乎车辆的用车和续航，根据现有汽车电池的种类来说分为铅酸电池以及锂电池等各类的电池，当前，新能源汽车是以锂电池作为车辆的动力电池。而采用铅酸电池的基本上是以低速电动汽车为主，例如老年代步车等，而对于新能源汽车来说，使用铅酸电池和锂电池哪个性价比更高？根据电池的特征来说，自然是锂电池的性价比要高，首先从锂电池是由金属元素构成电池的电芯，依靠锂离子在正极和负极之间移动...[详细]

器件捷径: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

热门器件

开源项目推荐更多

热门活动更多

热门文章更多

技术资料推荐更多