74HC08; 74HCT08
Quad 2-input AND gate
Rev. 6 — 13 June 2017
Product data sheet
1
General description
The 74HC08; 74HCT08 is a quad 2-input AND gate. Inputs include clamp diodes. This
enables the use of current limiting resistors to interface inputs to voltages in excess of
V
CC
.
2
Features and benefits
•
Complies with JEDEC standard JESD7A
•
Input levels:
–
For 74HC08: CMOS level
–
For 74HCT08: TTL level
•
ESD protection:
–
HBM JESD22-A114F exceeds 2 000 V
–
MM JESD22-A115-A exceeds 200 V
•
Multiple package options
•
Specified from -40 °C to +85 °C and from -40 °C to +125 °C
3
Ordering information
Package
Temperature range Name
-40 °C to +125 °C
-40 °C to +125 °C
-40 °C to +125 °C
-40 °C to +125 °C
SO14
SSOP14
TSSOP14
DHVQFN14
Table 1. Ordering information
Type
number
74HC08D
74HCT08D
74HC08DB
74HCT08DB
74HC08PW
74HCT08PW
74HC08BQ
74HCT08BQ
Description
plastic small outline package; 14 leads;
body width 3.9 mm
plastic shrink small outline package; 14 leads;
body width 5.3 mm
plastic thin shrink small outline package; 14 leads;
body width 4.4 mm
plastic dual in-line compatible thermal enhanced
very thin quad flat package; no leads; 14 terminals;
body 2.5 × 3 × 0.85 mm
Version
SOT108-1
SOT337-1
SOT402-1
SOT762-1
Nexperia
74HC08; 74HCT08
Quad 2-input AND gate
4
Functional diagram
1
2
&
3
1
2
4
5
9
10
12
13
1A
1B
2A
2B
3A
3B
4A
4B
4
1Y
2Y
3Y
4Y
mna222
3
6
8
11
&
5
6
9
10
&
8
A
12
13
&
11
B
Y
mna221
mna223
Figure 1. Logic symbol
Figure 2. IEC logic symbol
Figure 3. IEC logic symbol
5
Pinning information
5.1 Pinning
74HC08
74HCT08
terminal 1
index area
74HC08
74HCT08
1A
1B
1Y
2A
2B
2Y
GND
1
2
3
4
5
6
7
aaa-004035
1B
1Y
14 V
CC
13 4B
12 4A
11 4Y
10 3B
9
8
3A
3Y
2
3
4
5
6
GND
(1)
14 V
CC
13 4B
12 4A
11 4Y
10 3B
9
3A
2A
2B
2Y
7
GND
1
1A
3Y
8
aaa-004036
© Nexperia B.V. 2017. All rights reserved.
Transparent top view
(1) This is not a supply pin. The substrate is attached to
this pad using conductive die attach material. There is no
electrical or mechanical requirement to solder this pad.
However, if it is soldered, the solder land should remain
floating or be connected to GND.
Figure 5. Pin configuration DHVQFN14
Figure 4. Pin configuration SO14 and (T)SSOP14
74HC_HCT08
All information provided in this document is subject to legal disclaimers.
Product data sheet
Rev. 6 — 13 June 2017
2 / 16
Nexperia
74HC08; 74HCT08
Quad 2-input AND gate
5.2 Pin description
Table 2. Pin description
Symbol
1A to 4A
1B to 4B
1Y to 4Y
GND
V
CC
Pin
1, 4, 9, 12
2, 5, 10,13
3, 6, 8, 11
7
14
Description
data input
data input
data output
ground (0 V)
supply voltage
6
Functional description
[1]
Table 3. Function table
Input
nA
L
L
H
H
[1]
H = HIGH voltage level;
L = LOW voltage level;
X = don’t care.
Output
nB
L
H
L
H
nY
L
L
L
H
7
Limiting values
Table 4. Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).
Symbol Parameter
V
CC
I
IK
I
OK
I
O
I
CC
I
GND
T
stg
P
tot
[1]
[2]
Conditions
V
I
< -0.5 V or V
I
> V
CC
+ 0.5 V
V
O
< -0.5 V or V
O
> V
CC
+ 0.5 V
-0.5 V < V
O
< V
CC
+ 0.5 V
[1]
[1]
Min
-0.5
-
-
-
-
-50
-65
Max
+7
±20
±20
±25
50
-
+150
500
Unit
V
mA
mA
mA
mA
mA
°C
mW
supply voltage
input clamping current
output clamping current
output current
supply current
ground current
storage temperature
total power dissipation
T
amb
= -40 to +85 °C
[2]
-
The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
For SO14 package: P
tot
derates linearly with 8 mW/K above 70 °C.
For (T)SSOP14 packages: P
tot
derates linearly with 5.5 mW/K above 60 °C.
For DHVQFN14 packages: P
tot
derates linearly with 4.5 mW/K above 60 °C.
74HC_HCT08
All information provided in this document is subject to legal disclaimers.
© Nexperia B.V. 2017. All rights reserved.
Product data sheet
Rev. 6 — 13 June 2017
3 / 16
Nexperia
74HC08; 74HCT08
Quad 2-input AND gate
8
Recommended operating conditions
Table 5. Recommended operating conditions
Voltages are referenced to GND (ground = 0 V)
Symbol Parameter
V
CC
V
I
V
O
T
amb
Δt/ΔV
supply voltage
input voltage
output voltage
ambient temperature
input transition rise and fall rate
Conditions
Min
2.0
0
0
-40
V
CC
= 2.0 V
V
CC
= 4.5 V
V
CC
= 6.0 V
-
-
-
74HC08
Typ
5.0
-
-
-
-
1.67
-
74HCT08
Max
6.0
V
CC
V
CC
+125
625
139
83
Unit
Max
5.5
V
CC
V
CC
+125
-
139
-
V
V
V
°C
ns/V
ns/V
ns/V
Min
4.5
0
0
-40
-
-
-
Typ
5.0
-
-
-
-
1.67
-
9
Static characteristics
Table 6. Static characteristics
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).
Symbol Parameter
Conditions
Min
25 °C
Typ
1.2
2.4
3.2
0.8
2.1
2.8
2.0
4.5
6.0
4.32
5.81
0
0
0
0.15
-40 °C to
+85 °C
Max
-
-
-
0.5
1.35
1.8
-
-
-
-
-
0.1
0.1
0.1
0.26
-40 °C to
+125 °C
Min
1.5
3.15
4.2
-
-
-
1.9
4.4
5.9
3.7
5.2
-
-
-
-
Unit
Min
1.5
3.15
4.2
-
-
-
1.9
4.4
5.9
3.84
5.34
-
-
-
-
Max
-
-
-
0.5
1.35
1.8
-
-
-
-
-
0.1
0.1
0.1
0.33
Max
-
-
-
0.5
1.35
1.8
-
-
-
-
-
0.1
0.1
0.1
0.4
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
74HC08
V
IH
HIGH-level
input voltage
V
CC
= 2.0 V
V
CC
= 4.5 V
V
CC
= 6.0 V
V
IL
LOW-level
input voltage
V
CC
= 2.0 V
V
CC
= 4.5 V
V
CC
= 6.0 V
V
OH
HIGH-level
output voltage
V
I
= V
IH
or V
IL
I
O
= -20 μA; V
CC
= 2.0 V
I
O
= -20 μA; V
CC
= 4.5 V
I
O
= -20 μA; V
CC
= 6.0 V
I
O
= -4.0 mA; V
CC
= 4.5 V
I
O
= -5.2 mA; V
CC
= 6.0 V
V
OL
LOW-level
output voltage
V
I
= V
IH
or V
IL
I
O
= 20 μA; V
CC
= 2.0 V
I
O
= 20 μA; V
CC
= 4.5 V
I
O
= 20 μA; V
CC
= 6.0 V
I
O
= 4.0 mA; V
CC
= 4.5 V
74HC_HCT08
1.5
3.15
4.2
-
-
-
1.9
4.4
5.9
3.98
5.48
-
-
-
-
All information provided in this document is subject to legal disclaimers.
© Nexperia B.V. 2017. All rights reserved.
Product data sheet
Rev. 6 — 13 June 2017
4 / 16
Nexperia
74HC08; 74HCT08
Quad 2-input AND gate
-40 °C to
+125 °C
Min
-
-
-
-
Symbol Parameter
Conditions
Min
I
O
= 5.2 mA; V
CC
= 6.0 V
-
-
-
-
25 °C
Typ
0.16
-
-
3.5
-40 °C to
+85 °C
Max
0.26
±0.1
2.0
-
Unit
Min
-
-
-
-
Max
0.33
±1
20
-
Max
0.4
±1
40
-
V
μA
μA
pF
I
I
I
CC
C
I
74HCT08
V
IH
V
IL
V
OH
input leakage
current
supply current
input
capacitance
HIGH-level
input voltage
LOW-level
input voltage
HIGH-level
output voltage
V
I
= V
CC
or GND; V
CC
= 6.0 V
V
I
= V
CC
or GND; I
O
= 0 A;
V
CC
= 6.0 V
V
CC
= 4.5 V to 5.5 V
V
CC
= 4.5 V to 5.5 V
V
I
= V
IH
or V
IL
; V
CC
= 4.5 V
I
O
= -20 μA
I
O
= -4.0 mA
V
I
= V
IH
or V
IL
; V
CC
= 4.5 V
I
O
= 20 μA
I
O
= 5.2 mA
V
I
= V
CC
or GND; V
CC
= 5.5 V
V
I
= V
CC
or GND; I
O
= 0 A;
V
CC
= 5.5 V
per input pin;
V
I
= V
CC
- 2.1 V; I
O
= 0 A;
other inputs at V
CC
or GND;
V
CC
= 4.5 V to 5.5 V
2.0
-
1.6
1.2
-
0.8
2.0
-
-
0.8
2.0
-
-
0.8
V
V
4.4
3.98
-
-
-
-
-
4.5
4.32
0
0.15
-
-
60
-
-
0.1
0.26
±0.1
2.0
216
4.4
3.84
-
-
-
-
-
-
-
0.1
0.33
±1
20
270
4.4
3.7
-
-
-
-
-
-
-
0.1
0.4
±1
40
294
V
V
V
V
μA
μA
μA
V
OL
LOW-level
output voltage
I
I
I
CC
ΔI
CC
input leakage
current
supply current
additional
supply current
C
I
input
capacitance
-
3.5
-
-
-
-
-
pF
74HC_HCT08
All information provided in this document is subject to legal disclaimers.
© Nexperia B.V. 2017. All rights reserved.
Product data sheet
Rev. 6 — 13 June 2017
5 / 16
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
