(Preliminary)
Analog Frequency Multiplier
PL565-37/38 VCXO Family
FEATURES
Non-PLL frequency multiplication
Input frequency from 30-62.5 MHz
Output frequency from 120-250 MHz
Low phase noise and jitter (equivalent to fundamental
crystal at the output frequency)
Ultra-low jitter
o
RMS phase jitter < 0.25 ps (12kHz-20MHz)
o
RMS period jitter < 25 ps
Low phase noise
o
-147 dBc/Hz @100kHz offset from 155.52 MHz
o
-157 dBc/Hz @10MHz offset from 155.52 MHz
High linearity pull range (typ. 5%)
+/- 120 PPM pullability VCXO
Low input frequency eliminates the need for expensive
crystals
Differential output levels PECL or single-ended CMOS
Single 3.3V, ±10% power supply
Optional industrial temperature range (-40C to +85C)
PRODUCT DESCRIPTION
The Analog Frequency Multiplier (AFM) is the
industry’s first ‘Balanced Oscillator’ utilizing analog
multiplication of the fundamental frequency (at
double or quadruple frequency), combined with an
attenuation of the fundamental of the reference
crystal, without the use of a phase-locked loop
(PLL), in CMOS technology.
The PL565-37/38 products can achieve up to 250
MHz output frequency with little jitter or phase noise
deterioration. In addition, the low frequency input
crystal requirement makes the AFMs the most
affordable high-performance timing-source in the
market.
Product Selector
Part Number
PL565-38
PL565-37
Output Type
PECL Output
CMOS Output
Figure 1: 4X AFM Phase Noise at 155.52MHz
Micrel Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA • tel +1(408) 944 -0800 • fax +1(408) 474-1000 •
www.micrel.com
Rev 11/18/11 Page 1
(Prelim inary )
Analog Frequency Multiplier
PL565-37/38 VCXO Family
L2X
OE
VCON
XIN
Oscillator
Amplifier
XOUT
Only required in x4 designs
Frequency
X2
Frequency
X4
QBAR
Q
L4X
Figure 2: Block Diagram of VCXO AFM
Figure 3 shows the period jitter histogram of the 4X Analog Frequency Multiplier at 311.04 MHz, while F igure 4
shows the very low rejection levels of sub -harmonics that correspond to the exceptionally low jitter performance.
Figure 3: Period Jitter Histogram at 155.52 MHz
Analog Frequency Multiplier (4x)
with 38.88MHz crystal
Figure 4: Spectrum Analysis at 155.52 MHz
Analog Frequency Multiplier (4 x)
with sub-harmonics below –39 dBc
OE LOGIC SELECTION
OUTPUT
OESEL
0 (Default)
LVPECL
1
0 (Default)
LVCMOS
1
OE
0 (Default)
1
0
1 (Default)
0
1 (Default)
0 (Default)
1
Output State
Enabled
Tri-state
Tri-state
Enabled
Tri-state
Enabled
Enabled
Tri-state
OESEL and OE: Connect to VDD or leave floating to set to “1”, connect to GND to set to “0”.
Internally set to default through pull-down / -up.
Micrel Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA • tel +1(408) 944 -0800 • fax +1(408) 474-1000 •
www.micrel.com
Rev 11/18/11 Page 2
(Prelim inary )
PRODUCT SELECTION GUIDE
Analog Frequency Multiplier
PL565-37/38 VCXO Family
FREQUENCY VERSUS PHASE NOISE PERFORMANCE
Part
Number
Input
Frequency
Range
(MHz)
30 - 60
30 - 60
Analog
Frequency
Multiplication
Factor
4
4
Output
Frequency
Range
(MHz)
120 - 250
120 - 250
Phase Noise at Frequency Offset From Carrier (dBc/Hz)
Output
Type
Carrier
Freq.
(MHz)
155.52
155.52
10Hz
-51
-51
100Hz
-88
-88
1kHz
-119
-119
10kHz
-138
-138
100kHz
-147
-147
1MHz
-151
-151
10MHz
-157
-157
PL565-37
PL565-38
LVCMOS
LVPECL
JITTER, AND SUB-HARMONIC PERFORMANCE
Part
Number
Peak to Peak
RMS
RMS Phase Jitter
Period Jitter Accumulated 12kHz to 20MHz Spectral Specifications / Sub-harmonic Content (dBc),
Output
(ps)
(L.T.) Jitter (ps)
(ps)
Frequency (MHz)
Freq.
Carrier @
@
@
@
@
@
(MHz)
Min Typ Max Min Typ Max Min Typ Max Min Typ Max Freq. -75% -50% -25% +25% +50% +75%
(Fc)
(Fc)
(Fc)
(Fc)
(Fc)
(Fc)
(Fc)
155
155
18
18
25
25
50
50
100
100
25
25
0.25
0.25
155.52
155.52
-75
-75
-39
-39
-40
-40
-75
-75
RMS
Period Jitter
(ps)
PL565-37
PL565-38
Note:
Agilent 5052B was used for phase jitter measurements.
Spectral specifications were obtained using Agilent E7401A.
Micrel Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA • tel +1(408) 944 -0800 • fax +1(408) 474-1000 •
www.micrel.com
Rev 11/18/11 Page 3
(Prelim inary )
Analog Frequency Multiplier
PL565-37/38 VCXO Family
DIE SPECIFICATIONS
18
19
20
17
16
15
14
13
12
11
Chip size, active area
Chip thickness
PAD size
Scribe Line Dimension
Chip Base
SCRIBE LINE
1.414mm x 1.385mm
200 ± 20µm
80µm x 80µm
X = 80µm
Y = 80µm
GND level
1.385mm
Y
0,0
X
10
9
8
21
22
Die ID
7
1
2
3
4
5
6
Die ID:
PL565-37DC
PL565-38DC
C561A CCCCCCC
C561A DDDDDDD
SCRIBE LINE
PAD ASSIGNMENT AND DESCRIPTION
(The
X/Y coordinates indicate pad centers)
Name
L4X
VDDOSC
GNDANA
GNDANA
GNDBUF
GNDBUF
GNDBUF
OUTB
OUT
VDDBUF
VDDBUF
VDDANA
N.C.
OESEL
VDDOSC
L2X
OSCOFFSEL
GNDOSC
VCON
XIN
XOUT
OE
Pad Assignment*
Pad #
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
X (µm)
-352
-183
+15
+144
+292
+469
+502
+502
+502
+502
+571
+571
+377
+183
-57
-214
-410
-572
-572
-572
-572
-572
Y (µm)
-557
-557
-557
-557
-557
-557
-365
-215
-54
+79
+236
+413
+554
+554
+554
+554
+554
+554
+394
+199
-309
-521
Type
I
P
P
P
P
P
P
O
O
P
P
P
I
P
I
I
P
I
I
O
I
Description
External inductor connection
VDD connection
GND connection
GND connection
GND connection
GND connection
GND connection
-37: LVCMOS 2
nd
in-phase output
-38: LVPECL complementary output
-37: LVCMOS output, -38: LVPECL output
VDD connection
VDD connection
VDD connection
OE style selection pin
VDD connection
External inductor connection
Oscillator Off selection pin
GND connection
Control voltage input
Crystal Input pad
Crystal Output pad
Output Enable input
*
Note: Pad coordinates referenced to the center of the die.
Micrel Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA • tel +1(408) 944 -0800 • fax +1(408) 474-1000 •
www.micrel.com
Rev 11/18/11 Page 4
(Prelim inary )
Analog Frequency Multiplier
PL565-37/38 VCXO Family
AFM DIE APPLICATION CIRCUIT FOR PL565-37 (LVCMOS)
C1, C2: Power Supply
Decoupling. The advised
value is 0.01µF.
R1: Oscillator Amplitude
Control. The advised value
is 10K.
L2X, L4X: Multiplier Tuning.
Contact factory for optimum
values.
1
s t
and 2
nd
CMOS outputs
are 8mA drive each. They
are in-phase and connected
together they make a 16mA
drive output.
16mA drive is advised for
driving 50 PCB traces.
A 7x5mm ceramic substrate was designed to assemble and operate the AFM die at optimum performance:
VDD
N.C.
CMOS
VCON
OE
GND
Substrate part number: Kyocera KD-VA9501
Micrel Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA • tel +1(408) 944 -0800 • fax +1(408) 474-1000 •
www.micrel.com
Rev 11/18/11 Page 5
嵌入式系统
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
