range, providing less than -130dBc at 10kHz offset
when using a 35.328MHz crystal. The very low jitter
(2.5 ps RMS period jitter) makes this chip ideal for
applications requiring voltage controlled frequency
sources. Input crystal can range from 1 6MHz to
36MHz (fundamental resonant mode).
DIVIDER SELECTION LOGIC LEVELS
Part #
PL500-15
PL500-16
DivSel State
1 (Default)*
0
1 (Default)*
0
Operation
÷16
÷8
÷4
÷2
*
Setting for SOT23 package
BLOCK DIAGRAM
DIVSEL
XIN
XOUT
VCON
Xtal
Osc
Varicap
Selectable
Divider
CLK
Micrel Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA • tel +1(408) 944 -0800 • fax +1(408) 474-1000 •
www.micrel.com
Rev 7/01/10 Page 1
PL500-15/16
Low Phase Noise VCXO (1MHz to 18MHz)
DIE PAD LAYOUT
32 mil
(812,986)
DIE SPECIFICAT IONS
8
1
XIN
XOUT
OE^ 7
Name
Size
Reverse side
VDD 6
Value
39 x 32 mil
GND
80 micron x 80 micron
8 mil
39 mil
2
VCON
Pad dimensions
Thickness
3 DIVSEL^
4 GND
CLK 5
DIE ID: PL500-15: C500A-1111-12
PL500-16: C500A-1111-11
Y
X
(0,0)
Note: ^ denotes internal pull up
DIE PAD ASSIGNMENT
Name
XIN
VCON
DIVSEL
GND
CLK
VDD
OE
XOUT
Pin#
SOP-8
1
2
3
4
5
6
7
8
SOT23-6
3
1
-
2
6
5
-
4
Die Pad Position
X (m)
94.183
94.157
94.183
94.193
715.472
715.307
715.472
476.906
Y (m)
768.599
605.029
331.756
140.379
203.866
455.726
626.716
888.881
Type
I
P
I
P
O
P
I
I
Crystal input pin.
Frequency Control Voltage input pin.
Divider Selection input pin. Default Logic 1 for
SOT23 package. See Divider Selection Logic
Levels table on Page 1.
Ground pin.
Output clock pin.
VDD power supply pin.
Output Enable input pin. Disables the output
when low. Internal pull -up enables output by
default if pin is not connected to low. Default
“Enabled” (Logic 1) for SOT23 package.
Crystal output pin.
Description
Micrel Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA • tel +1(408) 944 -0800 • fax +1(408) 474-1000 •
www.micrel.com
Rev 7/01/10 Page 2
PL500-15/16
Low Phase Noise VCXO (1MHz to 18MHz)
ELECTRICAL SPECIFICATIONS
1. Absolute Maximum Ratings
PARAMETERS
Supply Voltage
Input Voltage, dc
Output Voltage, dc
Storage Temperature
Ambient Operating Temperature*
Junction Temperature
Lead Temperature (soldering, 10s)
ESD Protection, Human Body Model
SYMBOL
V
DD
V
I
V
O
T
S
T
A
T
J
-0.5
-0.5
-65
-40
MIN.
MAX.
4.6
V
DD
+0.5
V
DD
+0.5
150
85
125
260
2
UNITS
V
V
V
C
C
C
C
kV
Exposure of the device under conditions beyond the limits specified by Maximum Ratings for extended periods may cause permanent damage to the device
and affect product reliability. These conditions represent a stress rating only, and functional operations of the device at these or any other conditions above
the operational limits noted in this specification is not implied. *Operating temperature is guaranteed by design. Parts are tested to commercial grade only.
2. AC Electrical Specifications
PARAMETERS
Input Crystal Frequency
Output Clock Rise/Fall Time
Output Clock Duty Cycle
3. Voltage Control Crystal Oscillator
PARAMETERS
VCXO Stabilization Time *
VCXO Tuning Range
CLK output pullability
VCXO Tuning Characteristic
Pull range linearity
Power Supply Rejection
VCON pin input impedance
VCON modulation BW
0V
VCON
3.3V, -3dB
PWSRR
Frequency change with
VDD varied +/- 10%
-1
2000
18
SYMBOL
T
VCXOSTB
CONDITIONS
From power valid
XTAL C
0
/C
1
< 250
0V
VCON
3.3V
VCON=1.65V,
1.65V
150
100
5
+1
300
MIN.
TYP.
MAX.
10
UNITS
ms
ppm
ppm
ppm/V
%
ppm
k
kHz
0.8V ~ 2.0V, 10 pF load
0.3V ~ 3.0V, 15 pF load
Measured @ 1.4V
45
SYMBOL
CONDITIONS
MIN.
16
1.15
3.7
50
55
TYP.
MAX.
36
UNITS
MHz
ns
%
Note:
Parameters denoted with an asterisk (*) represent nominal characterization data and are not production tested to any specific limits.
Micrel Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA • tel +1(408) 944 -0800 • fax +1(408) 474-1000 •
www.micrel.com
Rev 7/01/10 Page 3
PL500-15/16
Low Phase Noise VCXO (1MHz to 18MHz)
4. Jitter and Phase Noise Specifications
PARAMETERS
RMS Period Jitter
(1 sigma – 1000 samples)
Phase Noise relative to carrier
Phase Noise relative to carrier
Phase Noise relative to carrier
Phase Noise relative to carrier
Phase Noise relative to carrier
5. DC Specifications
PARAMETERS
Supply Current, Dynamic,
with Loaded Outputs
Operating Voltage
Output Low Voltage at
CMOS level
Output High Voltage at
CMOS level
Output drive current
VCXO Control Voltage
6. Crystal Specifications
PARAMETERS
Crystal Loading Rating (VCON = 1.65V, 3.3V VDD)
Crystal Loading Rating (VCON = 1.25V, 2.5V VDD)
Maximum Sustainable Drive Level
Operating Drive Level
Max C0
C0/C1
ESR
R
S
50
5
250
30
SYMBOL
C
L (x ta l)
(see note
below)
MIN.
TYP.
7.8
8.9
200
MAX.
UNITS
pF
W
W
pF
-
Ω
VCON
SYMBOL
I
DD
V
DD
V
OL C
V
OHC
I
OL
= +4mA
I
OH
= -4mA
For V
OL
<0.4V or V
OH
>2.4V
V
DD
– 0.4
8
0
9.5
V
DD
CONDITIONS
F
XIN
= 27MHz
Output load of
15pF
3.3V
2.5V
2.25
MIN.
TYP.
3.7
2.4
MAX.
5
3.5
3.63
0.4
UNITS
mA
V
V
V
mA
V
CONDITIONS
With capacitive decoupling
between VDD and GND.
13.5MHz @100Hz offset
13.5MHz @1kHz offset
13.5MHz @10kHz offset
13.5MHz @100kHz offset
13.5MHz @1MHz offset
MIN.
TYP.
2.5
-100
-125
-142
-150
-150
MAX.
UNITS
ps
dBc/Hz
dBc/Hz
dBc/Hz
dBc/Hz
dBc/Hz
Note:
The crystal must be such that it oscillates (parallel resonant) at nominal frequency when presented a C Load as specified above.
If the crystal requires more load to be at nominal frequency, the additional load must be added externally. This however may reduce the pull range.
Note that the Cload values above are for the IC only, and do not include PCB parasitics. Crystal specifications for Cload include PC B parasitics.
Micrel Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA • tel +1(408) 944 -0800 • fax +1(408) 474-1000 •
www.micrel.com
Rev 7/01/10 Page 4
PL500-15/16
Low Phase Noise VCXO (1MHz to 18MHz)
ORDERING INFORM ATION (GREEN PACKAGE COM PLIANT)
For part ordering, please contact our Sales Department:
2180 Fortune Drive, San Jose, CA 95131, USA
Tel: (408) 944-0800 Fax: (408) 474-1000
PART NUMBER
The order number for this device is a combination of the following:
Part number, Package type and Operating temperature range
PL500-XX X X - X
PART NUMBER
NONE= TUBE
R=TAPE AND REEL
TEMPERATURE
C=COMMERCIAL
I=INDUSTRIAL
Part / Order Number
Marking
Package Option
PL500-15DC
PL500-15SC
PL500-15SC-R
PL500-15TC-R
PL500-16DC
PL500-16SC
PL500-16SC-R
PL500-16TC-R
N/A
P500-15
SC
LLLLL
B15
LLL
N/A
P500-16
SC
LLLLL
B16
LLL
Die (Waffle Pack)
8-Pin SOP (Tube)
8-Pin SOP (Tape and Reel)
6-Pin SOT23 (Tape and Reel)
Die (Waffle Pack)
8-Pin SOP (Tube)
8-Pin SOP (Tape and Reel)
6-Pin SOT23 (Tape and Reel)
Note: LLL / LLLLL designate Production Lot.
Micrel Inc., reserves the right to make changes in its products or specifications, or both at any time without notice. The information furnished by Micrel
is believed to be accurate and reliable. However, Micrel makes no guarantee or warranty concerning the accuracy of said info rmation and shall not be
responsible for any loss or damage of whatever nature resulting from the use of, or reliance upon this product.
LIFE SUPPORT POLICY:
Micrel’s products are not authorized for use as critical components in life support devices or systems wit hout the express
written approval of the President of Micrel Inc.
Micrel Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA • tel +1(408) 944 -0800 • fax +1(408) 474-1000 •
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
