TLC2272A Advanced LinCMOS™ Rail-To-Rail Dual Operational Amplifier
| 参数名称 | 属性值 |
| CMRR(Typ)(dB) | 75 |
| Offset drift(Typ)(uV/C) | 2 |
| Rail-to-rail | In to V-,Out |
| Slew rate(Typ)(V/us) | 3.6 |
| Input common mode headroom (to positive supply)(Typ)(V) | -0.8 |
| Features | High Cload Drive |
| Rating | Catalog |
| Total supply voltage(Max)(+5V=5, +/-5V=10) | 16 |
| CMRR(Min)(dB) | 70 |
| Output swing headroom (to positive supply)(Typ)(V) | -0.06 |
| Output swing headroom (to negative supply)(Typ)(V) | 0.01 |
| Vos (offset voltage @ 25 C)(Max)(mV) | 0.95 |
| Input bias current(Max)(pA) | 60 |
| Approx. price(US$) | 0.70 | 1ku |
| Output current(Typ)(mA) | 2.2 |
| Iq per channel(Max)(mA) | 1.5 |
| Vn at 1 kHz(Typ)(nV/rtHz) | 9 |
| Architecture | CMOS |
| Total supply voltage(Min)(+5V=5, +/-5V=10) | 4.4 |
| Input common mode headroom (to negative supply)(Typ)(V) | -0.3 |
| GBW(Typ)(MHz) | 2.18 |
| Package Group | PDIP|8,SOIC|8,TSSOP|8 |
| Number of channels(#) | 2 |
| Iq per channel(Typ)(mA) | 1.1 |
| Operating temperature range(C) | -40 to 125 |
| TLC2272A | TLC2272QDRG4 | TLC2274AQDG4 | TLC2272AM | TLC2272 | TLC2272M | TLC2274A | TLC2274AM | TLC2274 | TLC2274M | |
|---|---|---|---|---|---|---|---|---|---|---|
| 描述 | TLC2272A Advanced LinCMOS™ Rail-To-Rail Dual Operational Amplifier | Operational Amplifiers - Op Amps Dual LoNoise Rail To Rail OP AMP | Advanced LinCMOS™ Rail-To-Rail Quad Operational Amplifier 14-SOIC | TLC2272AM Rail-To-Rail Low Noise Advanced LinCMOS™ Dual Operational Amplifier | TLC2272 Dual, Low-Noise, Rail-To-Rail Operational Amplifier | TLC2272M Rail-To-Rail Low Noise Advanced LinCMOS™ Dual Operational Amplifier | TLC2274A Advanced LinCMOS™ Rail-To-Rail Quad Operational Amplifier | TLC2274AM Rail-To-Rail Low Noise Advanced LinCMOS™ Quad Operational Amplifier | TLC2274 Quad Low-Noise Rail-To-Rail Operational Amplifier | TLC2274M Rail-To-Rail Low Noise Advanced LinCMOS™ Quad Operational Amplifier |
| CMRR(Typ)(dB) | 75 | - | - | 75 | 75 | 75 | 75 | - | 75 | - |
| Offset drift(Typ)(uV/C) | 2 | - | - | 2 | 2 | 2 | 2 | - | 2 | - |
| Rail-to-rail | In to V-,Out | - | - | In to V-,Out | In to V-,Out | In to V-,Out | In to V-,Out | - | In to V-,Out | - |
| Slew rate(Typ)(V/us) | 3.6 | - | - | 3.6 | 3.6 | 3.6 | 3.6 | - | 3.6 | - |
| Input common mode headroom (to positive supply)(Typ)(V) | -0.8 | - | - | -0.8 | -0.8 | -0.8 | -0.8 | - | -0.8 | - |
| Features | High Cload Drive | - | - | High Cload Drive | High Cload Drive | High Cload Drive | High Cload Drive | - | High Cload Drive | - |
| Rating | Catalog | - | - | Catalog | Catalog | Catalog | Catalog | - | Catalog | - |
| Total supply voltage(Max)(+5V=5, +/-5V=10) | 16 | - | - | 16 | 16 | 16 | 16 | - | 16 | - |
| CMRR(Min)(dB) | 70 | - | - | 70 | 70 | 70 | 70 | - | 70 | - |
| Output swing headroom (to positive supply)(Typ)(V) | -0.06 | - | - | -0.06 | -0.06 | -0.06 | -0.06 | - | -0.06 | - |
| Output swing headroom (to negative supply)(Typ)(V) | 0.01 | - | - | 0.01 | 0.01 | 0.01 | 0.01 | - | 0.01 | - |
| Vos (offset voltage @ 25 C)(Max)(mV) | 0.95 | - | - | 0.95 | 2.5 | 2.5 | 0.95 | - | 2.5 | - |
| Input bias current(Max)(pA) | 60 | - | - | 60 | 60 | 60 | 60 | - | 60 | - |
| Approx. price(US$) | 0.70 | 1ku | - | - | 1.50 | 100u | 0.68 | 1ku | 1.46 | 100u | 0.80 | 1ku | - | 0.76 | 1ku | - |
| Output current(Typ)(mA) | 2.2 | - | - | 2.2 | 2.2 | 2.2 | 2.2 | - | 2.2 | - |
| Iq per channel(Max)(mA) | 1.5 | - | - | 1.5 | 1.5 | 1.5 | 1.5 | - | 1.5 | - |
| Vn at 1 kHz(Typ)(nV/rtHz) | 9 | - | - | 9 | 9 | 9 | 9 | - | 9 | - |
| Architecture | CMOS | - | - | CMOS | CMOS | CMOS | CMOS | - | CMOS | - |
| Total supply voltage(Min)(+5V=5, +/-5V=10) | 4.4 | - | - | 4.4 | 4.4 | 4.4 | 4.4 | - | 4.4 | - |
| Input common mode headroom (to negative supply)(Typ)(V) | -0.3 | - | - | -0.3 | -0.3 | -0.3 | -0.3 | - | -0.3 | - |
| GBW(Typ)(MHz) | 2.18 | - | - | 2.18 | 2.18 | 2.18 | 2.18 | - | 2.18 | - |
| Package Group | PDIP|8,SOIC|8,TSSOP|8 | - | - | SOIC|8 | PDIP|8,SOIC|8,SO|8,TSSOP|8 | SOIC|8 | PDIP|14,SOIC|14,TSSOP|14 | - | PDIP|14,SOIC|14,SO|14,TSSOP|14 | - |
| Number of channels(#) | 2 | - | - | 2 | 2 | 2 | 4 | - | 4 | - |
| Iq per channel(Typ)(mA) | 1.1 | - | - | 1.1 | 1.1 | 1.1 | 1.1 | - | 1.1 | - |
| Operating temperature range(C) | -40 to 125 | - | - | -55 to 125 | -40 to 125,0 to 70 | -55 to 125 | -40 to 125,-55 to 125,0 to 70 | - | -40 to 125,-55 to 125 | - |
FPGA/CPLD
电源技术
实时操作系统RTOS
DIY/开源硬件专区
FPGA/CPLD
电子竞赛
电子工程世界版权所有
京B2-20211791
京ICP备10001474号-1
电信业务审批[2006]字第258号函
京公网安备 11010802033920号
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
