电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

HBS050ZE-ANT82V

产品描述DC-DC Regulated Power Supply Module, 1 Output, 50W, Hybrid
产品类别电源/电源管理    电源电路   
文件大小89KB,共3页
制造商Bel Fuse
下载文档 详细参数 全文预览

HBS050ZE-ANT82V概述

DC-DC Regulated Power Supply Module, 1 Output, 50W, Hybrid

HBS050ZE-ANT82V规格参数

参数名称属性值
Brand NamePower-One
包装说明,
Reach Compliance Codeunknown
ECCN代码EAR99
其他特性SETPOINT ACCURACY:+/-1%
模拟集成电路 - 其他类型DC-DC REGULATED POWER SUPPLY MODULE
最大输入电压75 V
最小输入电压34 V
标称输入电压48 V
JESD-30 代码R-XUFM-P9
最大负载调整率0.2%
功能数量1
输出次数1
端子数量9
最高工作温度100 °C
最低工作温度-40 °C
最大输出电压3.63 V
最小输出电压2.97 V
标称输出电压3.3 V
封装主体材料UNSPECIFIED
封装形状RECTANGULAR
封装形式FLANGE MOUNT
认证状态Not Qualified
表面贴装NO
技术HYBRID
温度等级INDUSTRIAL
端子形式PIN/PEG
端子位置UPPER
最大总功率输出50 W
微调/可调输出YES
Base Number Matches1

文档预览

下载PDF文档
HBS50 DC/DC Series Data Sheet
50-Watt Half-Brick
EFFICIENCY %
Description
HBS DC/DC converters provide up to 50 watts of output
power in an industry-standard, half-brick footprint. The
HBS units feature excellent efficiency, Class A conducted
noise specs, and fixed switching frequency. The HBS,
using open-frame packaging, along with planar magnetics
provides maximum useable power with minimal thermal
constraints. The HBS Series is especially suited to
telecom, networking, and industrial applications.
Features
• Industry-standard half-brick
• Open-frame packaging
• 100°C baseplate operation
• Water washable
• “True-trim” option
• 1500V isolation
• Positive or negative logic
Efficiency vs. Load (24V Input)
95
90
85
80
75
70
65
HBS050YG-A
HBS050YH-A
HBS050YJ-A
Technical Specifications
Input
Voltage Range
24 VDC nominal
48 VDC nominal
Reflected Ripple
Input Reverse Voltage Protection
Output
Setpoint Accuracy
Line Regulation Vin Min. - Vin Max., Iout Rated
Load Regulation Iout Min. - Iout Max., Vin Nom.
Remote Sense Headroom
Minimum Output Current
Dynamic Regulation, Loadstep
Pk Deviation
Settling Time
Voltage Trim Range
Short Circuit / Overcurrent Protection
Current Limit Threshold Range, % of Iout Rated
OVP Trip Range
OVP
Notes
MTBF predictions may vary slightly from model to model.
60
10
20
30
40
50
60
70
80
90
100
LOAD %
18 - 36 VDC
34 - 75 VDC
25 mA
Shunt Diode
95
90
Efficiency vs. Load (48V Input)
±1%
±0.2% Vout
±0.2% Vout
0.5 VDC
10%, Iout Rated
25% Iout
4% Vout
500 ms
±10%
Hiccup
110 - 140%
115 - 140% Vout Nom.
Hiccup
85
80
75
70
65
60
10
20
30
40
50
60
70
80
90
100
LOAD %
HBS050ZG-A
HBS050ZH-A
HBS050Z10.5-A
General
Turn-On Time
Remote Shutdown
Remote Shutdown Reference
Switching Frequency
Isolation
Input - Output
Input - Case
Output - Case
Temperature Coefficient
Case Temperature
Operating Range
Storage Range
Thermal Shutdown Range
Vibration, 3 Axes, 5 Min Each
MTBF† (Bellcore TR-NWT-000332)
Safety
Weight (approx.)
10 ms
Positive or Negative Logic
Vin Negative
500 kHz
1500 VDC
1050 VDC
500 VDC
0.2%/°C
-40 to +100°C
-40 to +125°C
105 to 115°C
5 g, 10 - 55 Hz
2.1 x 106 hrs
UL, cUL
2.5 oz
Specifications typically at 25°C, normal line, and full load,
unless otherwise stated.
Soldering Conditions: I/O pins, 260°C, ten seconds; fully
compatible with commercial wave-soldering equipment.
Safety: Agency approvals may vary from model to model.
Please consult factory for specific model information.
Units are water-washable and fully compatible with commercial
spray or immersion post wave-solder washing equipment.
REV. SEP 10, 2003
Page 1 of 3
使用低 IQ 降压/升压转换器延长流量计电池寿命的 3 个好处
与锂二氧化锰(LiMnO2)等电池化学物质相比,锂亚硫酰氯(LiSOCI2)电池可实现更高的能量密度和更出色的每瓦成本比,因此普遍用于智能流量计。但LiSOCl2电池有一个缺点,即对峰值负载的响应性较差, ......
qwqwqw2088 模拟与混合信号
PCBеEMC
请先登陆再下载...
护花使者 FPGA/CPLD
bdata如何运用?
uchar bdata LedState = 0xFF; sbit LedAh = LedState^0; sbit LedAl = LedState^1; sbit LedK = LedState^2; sbit LedM = LedState^3; uchar bdata KeySign; sbit FirstPress = KeySign^4; ......
1614048761 单片机
AC/DC前端转换器模块中功率因数校正技术介绍
本帖最后由 fish001 于 2019-5-20 22:28 编辑 根据定义,交流电源的功率因数(PF)定义为流入负载的实际功率(瓦)与电路中的视在功率之比,它是电流和电压的乘积。它表示为PF =实际功率(W ......
fish001 模拟与混合信号
请问vxworks支持超线程/多线程cpu吗?需要什么组建,上层软件与单线程cpu有区别吗?
请问vxworks支持超线程/多线程cpu吗?需要什么组建,上层软件与单线程cpu有区别吗?...
fpgafuns 实时操作系统RTOS
quartus ii9.0中怎么看哪些寄存器被综合掉了,特权大哥的johnson
试验中大家注意看rtl代码没,我根据他视频写的程序,一些寄存器没有了,用网上的方法没作用,在综合报告中也没看到 代码如下: module ledflow( clk,rst_n, led,s1_n,s2_n,s3_n); ......
prayer_hong FPGA/CPLD

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1106  1260  1541  2756  1132  23  12  39  56  58 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved