ISL6612B, ISL6613B
NOT RECOMMENDED FOR NEW DESIGNS
RECOMMENDED REPLACEMENT PARTS
ISL6622A, ISL6622B
DATASHEET
FN9205
Rev.4.00
May 1, 2012
Advanced Synchronous Rectified Buck MOSFET Drivers with Pre-POR OVP
The ISL6612B and ISL6613B are high frequency MOSFET
drivers specifically designed to drive upper and lower power
N-Channel MOSFETs in a synchronous rectified buck
converter topology. These drivers combined with HIP63xx or
ISL65xx Multi-Phase Buck PWM controllers and N-Channel
MOSFETs form complete core-voltage regulator solutions for
advanced microprocessors.
The ISL6612B drives the upper gate to above rising VCC
POR (7V), while the lower gate can be independently driven
over a range from 5V to 12V. The ISL6613B drives both
upper and lower gates over a range of 5V to 12V. This drive-
voltage provides the flexibility necessary to optimize
applications involving trade-offs between gate charge and
conduction losses. These drivers are optimized for POL
DC/DC Converters for IBA Systems.
An advanced adaptive zero shoot-through protection is
integrated to prevent both the upper and lower MOSFETs
from conducting simultaneously and to minimize the dead
time. These products add an overvoltage protection feature
operational before VCC exceeds its turn-on threshold, at
which the PHASE node is connected to the gate of the low
side MOSFET (LGATE). The output voltage of the converter
is then limited by the threshold of the low side MOSFET,
which provides some protection to the microprocessor if the
upper MOSFET(s) is shorted during initial start-up.
These drivers also feature a three-state PWM input which,
working together with Intersil’s multi-phase PWM controllers,
prevents a negative transient on the output voltage when the
output is shut down. This feature eliminates the Schottky
diode that is used in some systems for protecting the load
from reversed output voltage events.
Features
• Pin-to-pin Compatible with HIP6601 SOIC family
• Dual MOSFET Drives for Synchronous Rectified Bridge
• Low VCC Rising Threshold (7V) for IBA Applications.
• Advanced Adaptive Zero Shoot-Through Protection
- Body Diode Detection
- Auto-zero of r
DS(ON)
Conduction Offset Effect
• Adjustable Gate Voltage (5V to 12V) for Optimal Efficiency
• 36V Internal Bootstrap Schottky Diode
• Bootstrap Capacitor Overcharging Prevention
• Supports High Switching Frequency (up to 2MHz)
- 3A Sinking Current Capability
- Fast Rise/Fall Times and Low Propagation Delays
• Three-State PWM Input for Output Stage Shutdown
• Three-State PWM Input Hysteresis for Applications With
Power Sequencing Requirement
• Pre-POR Overvoltage Protection
• VCC Undervoltage Protection
• Expandable Bottom Copper Pad for Enhanced Heat
Sinking
• Dual Flat No-Lead (DFN) Package
- Near Chip-Scale Package Footprint; Improves PCB
Efficiency and Thinner in Profile
• Pb-Free (RoHS Compliant)
Applications
• Optimized for POL DC/DC Converters for IBA Systems
• Core Regulators for Intel
®
and AMD
®
Microprocessors
• High Current DC/DC Converters
• High Frequency and High Efficiency VRM and VRD
Related Literature
• Technical Brief TB363 “Guidelines for Handling and
Processing Moisture Sensitive Surface Mount Devices
(SMDs)”
• Technical Brief TB417 for Power Train Design, Layout
Guidelines, and Feedback Compensation Design
FN9205 Rev.4.00
May 1, 2012
Page 1 of 12
ISL6612B, ISL6613B
Ordering Information
PART NUMBER
(Notes 1, 2, 3)
ISL6612BCBZ
ISL6612BCRZ
ISL6612BECBZ
ISL6612BEIBZ
ISL6612BIBZ
ISL6612BIRZ
ISL6613BCBZ
ISL6613BCRZ
ISL6613BECBZ
ISL6613BEIBZ
ISL6613BIBZ
ISL6613BIRZ
NOTES:
1. Add “-T” suffix for tape and reel. Please refer to TB347 for details on reel specifications.
2. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte
tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil
Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-
020.
3. For Moisture Sensitivity Level (MSL), please see device information page for
ISL6612B, ISL6613B.
For more information on MSL, please see
Technical Brief
TB363.
PART
MARKING
6612 BCBZ
12BZ
6612 BECBZ
6612 BEIBZ
6612 BIBZ
2BIZ
6613 BCBZ
13BZ
6613 BECBZ
6613 BEIBZ
6613 BIBZ
3BIZ
TEMP.
RANGE (°C)
0 to +85
0 to +85
0 to +85
-40°C to +85°C
-40°C to +85°C
-40°C to +85°C
0 to +85
0 to +85
0 to +85
-40°C to +85°C
-40°C to +85°C
-40°C to +85°C
PACKAGE
(Pb-free)
8 Ld SOIC
10 Ld 3x3 DFN
8 Ld EPSOIC
8 Ld EPSOIC
8 Ld SOIC
10 Ld 3x3 DFN
8 Ld SOIC
10 Ld 3x3 DFN
8 Ld EPSOIC
8 Ld EPSOIC
8 Ld SOIC
10 Ld 3x3 DFN
M8.15
L10.3x3
M8.15B
M8.15B
M8.15
L10.3x3
M8.15
L10.3x3
M8.15B
M8.15B
M8.15
L10.3x3
PKG.
DWG. #
Pinouts
ISL6612BCB, ISL6613BCB, ISL6612BECB, ISL6613BECB
(8 LD SOIC, EPSOIC)
TOP VIEW
UGATE
BOOT
PWM
GND
1
2
3
4
GND
8
7
6
5
PHASE
PVCC
VCC
LGATE
ISL6612BCR, ISL6613BCR
(10 LD 3x3 DFN)
TOP VIEW
UGATE
BOOT
N/C
PWM
GND
1
2
3
4
5
GND
10 PHASE
9 PVCC
8
7
N/C
VCC
6 LGATE
FN9205 Rev.4.00
May 1, 2012
Page 2 of 12
ISL6612B, ISL6613B
Absolute Maximum Ratings
Supply Voltage (VCC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .15V
Supply Voltage (PVCC) . . . . . . . . . . . . . . . . . . . . . . . . . VCC + 0.3V
BOOT Voltage (V
BOOT-GND
). . . . . . . . . . . . . . . . . . . . . . . . . . . .36V
Input Voltage (V
PWM
) . . . . . . . . . . . . . . . . . . . . . . GND - 0.3V to 7V
UGATE. . . . . . . . . . . . . . . . . . . V
PHASE
- 0.3V
DC
to V
BOOT
+ 0.3V
V
PHASE
- 3.5V (<100ns Pulse Width, 2µJ) to V
BOOT
+ 0.3V
LGATE . . . . . . . . . . . . . . . . . . . . . . GND - 0.3V
DC
to V
PVCC
+ 0.3V
GND - 5V (<100ns Pulse Width, 2µJ) to V
PVCC
+ 0.3V
PHASE. . . . . . . . . . . . . . . . . . . . . . . . . . . . GND - 0.3V
DC
to 15V
DC
GND - 8V (<400ns, 20µJ) to 30V (<200ns, V
BOOT-GND
<36V)
ESD Rating
Human Body Model . . . . . . . . . . . . . . . . . . . . Class I JEDEC STD
Thermal Information
Thermal Resistance
JA
(°C/W)
JC
(°C/W)
SOIC Package (Note 4) . . . . . . . . . . . .
100
N/A
EPSOIC Package (Notes 5, 6). . . . . . .
50
7
DFN Package (Notes 5, 6) . . . . . . . . . .
48
7
Maximum Junction Temperature (Plastic Package) . . . . . . . +150°C
Maximum Storage Temperature Range . . . . . . . . . .-65°C to +150°C
Pb-Free Reflow Profile. . . . . . . . . . . . . . . . . . . . . . . . .see link below
http://www.intersil.com/pbfree/Pb-FreeReflow.asp
Recommended Operating Conditions
Ambient Temperature Range. . . . . . . . . . . . . . . . . . .-40°C to +85°C
Maximum Operating Junction Temperature. . . . . . . . . . . . . +125°C
Supply Voltage, VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . 7V to 13.2V
Supply Voltage Range, PVCC . . . . . . . . . . . . . . . . 5V to 12V
10%
CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and
result in failures not covered by warranty.
NOTES:
4.
JA
is measured with the component mounted on a high effective thermal conductivity test board in free air.
5.
JA
is measured in free air with the component mounted on a high effective thermal conductivity test board with “direct attach” features. See
Tech Brief TB379.
6. For
JC
, the “case temp” location is the center of the exposed metal pad on the package underside.
Electrical Specifications
Recommended Operating Conditions, Unless Otherwise Noted. Boldface limits apply over the operating
temperature range.
SYMBOL
TEST CONDITIONS
MIN
(Note 8)
TYP
MAX
(Note 8)
UNITS
PARAMETER
VCC SUPPLY CURRENT
Bias Supply Current
I
VCC
I
VCC
ISL6612B, f
PWM
= 300kHz, V
VCC
=12V
ISL6613B, f
PWM
= 300kHz, V
VCC
=12V
ISL6612B, f
PWM
= 1MHz, V
VCC
= 12V
ISL6613B, f
PWM
= 1MHz, V
VCC
= 12V
ISL6612B, f
PWM
= 300kHz, V
PVCC
=12V
ISL6613B, f
PWM
= 300kHz, V
PVCC
=12V
ISL6612B, f
PWM
= 1MHz, V
PVCC
= 12V
ISL6613B, f
PWM
= 1MHz, V
PVCC
= 12V
-
-
-
-
-
-
-
-
8
4.5
10.5
5
4
7.5
5
8.5
-
-
-
-
-
-
-
-
mA
mA
mA
mA
mA
mA
mA
mA
Gate Drive Bias Current
I
PVCC
I
PVCC
POWER-ON RESET AND ENABLE
VCC Rising Threshold
0°C to +85°C
-40°C to +85°C
VCC Falling Threshold
0°C to +85°C
-40°C to +85°C
PWM INPUT (See Timing Diagram on page 7)
Input Current
I
PWM
V
PWM
= 5V
V
PWM
= 0V
PWM Rising Threshold
PWM Falling Threshold
Typical Three-State Shutdown Window
Three-State Lower Gate Falling Threshold
Three-State Lower Gate Rising Threshold
Three-State Upper Gate Rising Threshold
VCC = 12V
VCC = 12V
VCC = 12V
VCC = 12V
VCC = 12V
VCC = 12V
-
-
-
-
1.80
1.50
1.00
3.20
500
-450
3.00
2.00
-
-
-
-
2.40
µA
µA
V
V
V
V
V
V
6.75
5.75
5.20
4.20
5.44
6.92
7.10
7.10
5.60
5.60
V
V
V
V
FN9205 Rev.4.00
May 1, 2012
Page 5 of 12
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
