74HC2G02-Q100;
74HCT2G02-Q100
Dual 2-input NOR gate
Rev. 2 — 26 July 2018
Product data sheet
1. General description
The 74HC2G02-Q100; 74HCT2G02-Q100 is a dual 2-input NOR gate. Inputs include clamp
diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of
V
CC
.
This product has been qualified to the Automotive Electronics Council (AEC) standard Q100
(Grade 1) and is suitable for use in automotive applications.
2. Features and benefits
•
•
•
Automotive product qualification in accordance with AEC-Q100 (Grade 1)
•
Specified from -40 °C to +85 °C and from -40 °C to +125 °C
Wide supply voltage range from 2.0 V to 6.0 V
Input levels:
•
For 74HC2G02-Q100: CMOS level
•
For 74HCT2G02-Q100: TTL level
Symmetrical output impedance
High noise immunity
Complies with JEDEC standard no. 7A (4.5 V to 5.5 V)
Low power dissipation
Balanced propagation delays
Multiple package options
ESD protection:
•
MIL-STD-883, method 3015 exceeds 2000 V
•
HBM JESD22-A114F exceeds 2000 V
•
MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 Ω)
•
•
•
•
•
•
•
3. Ordering information
Table 1. Ordering information
Type number
Package
Temperature range
74HC2G02DP-Q100
74HCT2G02DP-Q100
74HC2G02DC-Q100
74HCT2G02DC-Q100
-40 °C to +125 °C
VSSOP8
-40 °C to +125 °C
Name
TSSOP8
Description
plastic thin shrink small outline package;
8 leads; body width 3 mm; lead length 0.5 mm
plastic very thin shrink small outline package;
8 leads; body width 2.3 mm
Version
SOT505-2
SOT765-1
Nexperia
74HC2G02-Q100; 74HCT2G02-Q100
Dual 2-input NOR gate
4. Marking
Table 2. Marking code
Type number
74HC2G02DP-Q100
74HCT2G02DP-Q100
74HC2G02DC-Q100
74HCT2G02DC-Q100
[1]
Marking code
[1]
H02
T02
H02
T02
The pin 1 indicator is located on the lower left corner of the device, below the marking code.
5. Functional diagram
1
1A
1B
2A
2B
1Y
2Y
001aah780
1
B
Y
A
mna105
001aah781
Fig. 1.
Logic symbol
Fig. 2.
IEC logic symbol
Fig. 3.
Logic diagram (one gate)
6. Pinning information
6.1. Pinning
74HC2G02-Q100
74HCT2G02-Q100
1A 1
1B 2
2Y 3
GND 4
8 V
CC
7 1Y
6 2B
5 2A
aaa-009412
Fig. 4.
Pin configuration SOT505-2 (TSSOP8) and SOT765-1 (VSSOP8)
6.2. Pin description
Table 3. Pin description
Symbol
1A, 2A
1B, 2B
GND
1Y, 2Y
V
CC
Pin
1, 5
2, 6
4
7, 3
8
Description
data input
data input
ground (0 V)
data output
supply voltage
74HC_HCT2G02_Q100
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2018. All rights reserved
Product data sheet
Rev. 2 — 26 July 2018
2 / 12
Nexperia
74HC2G02-Q100; 74HCT2G02-Q100
Dual 2-input NOR gate
7. Functional description
Table 4. Function table
H = HIGH voltage level; L = LOW voltage level.
Input
nA
L
L
H
H
nB
L
H
L
H
Output
nY
H
L
L
L
8. Limiting values
Table 5. Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).
Symbol Parameter
V
CC
I
IK
I
OK
I
O
I
CC
I
GND
T
stg
P
D
[1]
[2]
Conditions
V
I
< -0.5 V or V
I
> V
CC
+ 0.5 V
V
O
< -0.5 V or V
O
> V
CC
+ 0.5 V
V
O
= -0.5 V to (V
CC
+ 0.5 V)
[1]
[1]
[1]
[1]
[1]
T
amb
= -40 °C to +125 °C
[2]
Min
-0.5
-
-
-
-
-50
-65
-
Max
+7.0
±20
±20
25
50
-
+150
300
Unit
V
mA
mA
mA
mA
mA
°C
mW
supply voltage
input clamping current
output clamping current
output current
supply current
ground current
storage temperature
dynamic power dissipation
The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
For TSSOP8 package: above 55 °C the value of P
tot
derates linearly with 2.5 mW/K.
For VSSOP8 package: above 110 °C the value of P
tot
derates linearly with 8 mW/K.
9. Recommended operating conditions
Table 6. Recommended operating conditions
Voltages are referenced to GND (ground = 0 V).
Symbol Parameter
V
CC
V
I
V
O
T
amb
Δt/ΔV
supply voltage
input voltage
output voltage
ambient temperature
input transition
rise and fall rate
V
CC
= 2.0 V
V
CC
= 4.5 V
V
CC
= 6.0 V
Conditions
74HC2G02-Q100
Min
2.0
0
0
-40
-
-
-
Typ
5.0
-
-
+25
-
1.67
-
Max
6.0
V
CC
V
CC
+125
625
139
83
74HCT2G02-Q100
Min
4.5
0
0
-40
-
-
-
Typ
5.0
-
-
+25
-
1.67
-
Max
5.5
V
CC
V
CC
+125
-
139
-
V
V
V
°C
ns/V
ns/V
ns/V
Unit
74HC_HCT2G02_Q100
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2018. All rights reserved
Product data sheet
Rev. 2 — 26 July 2018
3 / 12
Nexperia
74HC2G02-Q100; 74HCT2G02-Q100
Dual 2-input NOR gate
10. Static characteristics
Table 7. Static characteristics
Voltages are referenced to GND (ground = 0 V).
Symbol Parameter
74HC2G02-Q100
V
IH
HIGH-level input
voltage
V
CC
= 2.0 V
V
CC
= 4.5 V
V
CC
= 6.0 V
V
IL
LOW-level input
voltage
V
CC
= 2.0 V
V
CC
= 4.5 V
V
CC
= 6.0 V
V
OH
HIGH-level output V
I
= V
IH
or V
IL
voltage
I
O
= -20 μA; V
CC
= 2.0 V
I
O
= -20 μA; V
CC
= 4.5 V
I
O
= -20 μA; V
CC
= 6.0 V
I
O
= -4.0 mA; V
CC
= 4.5 V
I
O
= -5.2 mA; V
CC
= 6.0 V
V
OL
LOW-level output V
I
= V
IH
or V
IL
voltage
I
O
= 20 μA; V
CC
= 2.0 V
I
O
= 20 μA; V
CC
= 4.5 V
I
O
= 20 μA; V
CC
= 6.0 V
I
O
= 4.0 mA; V
CC
= 4.5 V
I
O
= 5.2 mA; V
CC
= 6.0 V
I
I
I
CC
C
I
V
IH
V
IL
V
OH
input leakage
current
supply current
input capacitance
HIGH-level input
voltage
LOW-level input
voltage
V
CC
= 4.5 V to 5.5 V
V
CC
= 4.5 V to 5.5 V
V
I
= V
CC
or GND; V
CC
= 6.0 V
per input pin; V
I
= V
CC
or GND;
I
O
= 0 A; V
CC
= 6.0 V
1.5
3.15
4.2
-
-
-
1.9
4.4
5.9
4.13
5.63
-
-
-
-
-
-
-
-
2.0
-
1.2
2.4
3.2
0.8
2.1
2.8
2.0
4.5
6.0
4.32
5.81
0
0
0
0.15
0.16
-
-
1.5
1.6
1.2
-
-
-
0.5
1.35
1.8
-
-
-
-
-
0.1
0.1
0.1
0.33
0.33
±1.0
10
-
-
0.8
1.5
3.15
4.2
-
-
-
1.9
4.4
5.9
3.7
5.2
-
-
-
-
-
-
-
-
2.0
-
-
-
-
0.5
1.35
1.8
-
-
-
-
-
0.1
0.1
0.1
0.4
0.4
±1.0
20
-
-
0.8
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
μA
μA
pF
V
V
Conditions
Min
-40 °C to +85 °C
Typ
[1]
Max
-40 °C to +125 °C
Min
Max
Unit
74HCT2G02-Q100
HIGH-level output V
I
= V
IH
or V
IL
voltage
I
O
= -20 μA; V
CC
= 4.5 V
I
O
= -4.0 mA; V
CC
= 4.5 V
LOW-level output V
I
= V
IH
or V
IL
voltage
I
O
= 20 μA; V
CC
= 4.5 V
I
O
= 4.0 mA; V
CC
= 4.5 V
4.4
4.13
-
-
4.5
4.32
0
0.15
-
-
0.1
0.33
4.4
3.7
-
-
-
-
0.1
0.4
V
V
V
V
V
OL
74HC_HCT2G02_Q100
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2018. All rights reserved
Product data sheet
Rev. 2 — 26 July 2018
4 / 12
Nexperia
74HC2G02-Q100; 74HCT2G02-Q100
Dual 2-input NOR gate
Symbol Parameter
I
I
I
CC
ΔI
CC
C
I
[1]
Conditions
Min
V
I
= V
CC
or GND; V
CC
= 5.5 V
V
I
= V
CC
or GND; I
O
= 0 A;
V
CC
= 5.5 V
per input; V
CC
= 4.5 V to 5.5 V;
V
I
= V
CC
- 2.1 V; I
O
= 0 A
-
-
-
-
-40 °C to +85 °C
Typ
[1]
-
-
-
1.5
Max
±1.0
10
375
-
-40 °C to +125 °C
Min
-
-
-
-
Max
±1.0
20
410
-
Unit
μA
μA
μA
pF
input leakage
current
supply current
additional supply
current
input capacitance
All typical values are measured at T
amb
= 25 °C.
11. Dynamic characteristics
Table 8. Dynamic characteristics
Voltages are referenced to GND (ground = 0 V); for test circuit, see
Fig. 6.
Symbol Parameter
74HC2G02-Q100
t
pd
propagation delay nA and nB to nY; see
Fig. 5
V
CC
= 2.0 V
V
CC
= 4.5 V
V
CC
= 5.0 V; C
L
= 15 pF
V
CC
= 6.0 V
t
t
transition time
see
Fig. 5
V
CC
= 2.0 V
V
CC
= 4.5 V
V
CC
= 6.0 V
C
PD
power dissipation
capacitance
V
I
= GND to V
CC
[4]
[3]
-
-
-
-
19
7
5
10
95
19
16
-
-
-
-
-
125
25
20
-
ns
ns
ns
pF
[2]
-
-
-
-
26
9
9
8
95
19
-
16
-
-
-
-
110
22
-
20
ns
ns
ns
ns
Conditions
-40 °C to +85 °C
Min
Typ
[1]
Max
-40 °C to +125 °C Unit
Min
Max
74HCT2G02-Q100
t
pd
propagation delay nA and nB to nY; see
Fig. 5
V
CC
= 4.5 V
V
CC
= 5.0 V; C
L
= 15 pF
t
t
C
PD
[1]
[2]
[3]
[4]
[2]
-
-
[3]
[4]
-
-
12
12
6
10
24
-
19
-
-
-
-
-
29
-
22
-
ns
ns
ns
pF
transition time
power dissipation
capacitance
V
CC
= 4.5 V; see
Fig. 5
V
I
= GND to V
CC
- 1.5 V
All typical values are measured at T
amb
= 25 °C.
t
pd
is the same as t
PLH
and t
PHL
.
t
t
is the same as t
TLH
and t
THL
.
C
PD
is used to determine the dynamic power dissipation (P
D
in μW).
2
2
P
D
= C
PD
× V
CC
× f
i
× N + Σ(C
L
× V
CC
× f
o
) where:
f
i
= input frequency in MHz;
f
o
= output frequency in MHz;
C
L
= output load capacitance in pF;
V
CC
= supply voltage in V;
N = number of inputs switching;
2
Σ(C
L
× V
CC
× f
o
) = sum of outputs.
74HC_HCT2G02_Q100
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2018. All rights reserved
Product data sheet
Rev. 2 — 26 July 2018
5 / 12
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
