电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

810252DKI-02LFT

产品描述VFQFPN-32, Reel
产品类别逻辑    逻辑   
文件大小510KB,共22页
制造商IDT (Integrated Device Technology)
标准
下载文档 详细参数 选型对比 全文预览

810252DKI-02LFT概述

VFQFPN-32, Reel

810252DKI-02LFT规格参数

参数名称属性值
Brand NameIntegrated Device Technology
是否无铅不含铅
是否Rohs认证符合
厂商名称IDT (Integrated Device Technology)
零件包装代码VFQFPN
包装说明5 X 5 MM, 0.925 MM HEIGHT, ROHS COMPLIANT, MO-220VHHD-2, VFQFN-32
针数32
制造商包装代码NLG32P1
Reach Compliance Codecompliant
ECCN代码EAR99
系列810252
输入调节DIFFERENTIAL MUX
JESD-30 代码S-XQCC-N32
JESD-609代码e3
长度5 mm
逻辑集成电路类型PLL BASED CLOCK DRIVER
湿度敏感等级3
功能数量1
反相输出次数
端子数量32
实输出次数2
最高工作温度85 °C
最低工作温度-40 °C
封装主体材料UNSPECIFIED
封装代码HVQCCN
封装形状SQUARE
封装形式CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
峰值回流温度(摄氏度)260
认证状态Not Qualified
Same Edge Skew-Max(tskwd)0.2 ns
座面最大高度1 mm
最大供电电压 (Vsup)3.465 V
最小供电电压 (Vsup)3.135 V
标称供电电压 (Vsup)3.3 V
表面贴装YES
温度等级INDUSTRIAL
端子面层Matte Tin (Sn) - annealed
端子形式NO LEAD
端子节距0.5 mm
端子位置QUAD
处于峰值回流温度下的最长时间NOT SPECIFIED
宽度5 mm
最小 fmax312.5 MHz
Base Number Matches1

文档预览

下载PDF文档
VCXO Jitter Attenuator & FemtoClock®
Multiplier
810252DI-02
DATA SHEET
NRND
General Description
The ICS810252DI-02 is a PLL based synchronous multiplier that is
optimized for PDH or SONET to Ethernet clock jitter attenuation and
frequency translation. The device contains two internal frequency
multiplication stages that are cascaded in series. The first stage is a
VCXO PLL that is optimized to provide reference clock jitter
attenuation. The second stage is a FemtoClock
®
frequency multiplier
that provides the low jitter, high frequency Ethernet output clock that
easily meets Gigabit and 10 Gigabit Ethernet jitter requirements.
Pre-divider and output divider multiplication ratios are selected using
device selection control pins. The multiplication ratios are optimized
to support most common clock rates used in PDH, SONET and
Ethernet applications. The VCXO requires the use of an external,
inexpensive pullable crystal. The VCXO uses external passive loop
filter components which allows configuration of the PLL loop
bandwidth and damping characteristics. The device is packaged in a
space-saving 32-VFQFN package and supports industrial
temperature range.
Features
Two LVCMOS/LVTTL outputs, 14 output impedance
Each output supports independent frequency selection at 25MHz,
125MHz, 156.25MHz and 312.5MHz
Two differential input pairs support the following input types:
LVPECL, LVDS, LVHSTL, SSTL, HCSL
Accepts input frequencies from: 8kHz to 155.52MHz including
8kHz, 1.544MHz, 2.048MHz, 19.44MHz, 25MHz, 77.76MHz,
125MHz and 155.52MHz
Attenuates the phase jitter of the input clock by using a low-cost
pullable fundamental mode VCXO crystal
VCXO PLL bandwidth can be optimized for jitter attenuation and
reference tracking using external loop filter connection
FemtoClock frequency multiplier provides low jitter, high
frequency output
Absolute pull range: ±50ppm
FemtoClock VCO frequency: 625MHz
RMS phase jitter @ 125MHz, using a 25MHz crystal
(10kHz – 20MHz): 1.3ps (maximum)
3.3V supply voltage
-40°C to 85°C ambient operating temperature
Lead-free (RoHS 6) packaging
Not Recommended for New Designs. For new designs use
810N252I-02
Pin Assignment
XTAL_OUT
XTAL_IN
nCLK0
nCLK1
CLK0
CLK1
V
DDX
32 31 30 29 28 27 26 25
LF1
LF0
1
2
24
GND
V
DD
23 nc
22
21
QB
V
DDO
ISET 3
GND 4
CLK_SEL
V
DD
5
6
20 nc
19 QA
18
17
9
PDSEL_2
RESERVED 7
GND 8
10 11 12 13 14 15 16
ODBSEL_1
ODBSEL_0
ODASEL_1
PDSEL_1
PDSEL_0
V
DD
V
DDA
GND
ODASEL_0
ICS810252DI-02
32 Lead VFQFN
5mm x 5mm x 0.925mm package body
K Package
Top View
810252DI-02 Rev B 11/18/14
1
©2014 Integrated Device Technology, Inc.

810252DKI-02LFT相似产品对比

810252DKI-02LFT 810252DKI-02LF
描述 VFQFPN-32, Reel VFQFPN-32, Tray
Brand Name Integrated Device Technology Integrated Device Technology
是否无铅 不含铅 不含铅
是否Rohs认证 符合 符合
厂商名称 IDT (Integrated Device Technology) IDT (Integrated Device Technology)
零件包装代码 VFQFPN VFQFPN
包装说明 5 X 5 MM, 0.925 MM HEIGHT, ROHS COMPLIANT, MO-220VHHD-2, VFQFN-32 5 X 5 MM, 0.925 MM HEIGHT, ROHS COMPLIANT, MO-220VHHD-2, VFQFN-32
针数 32 32
制造商包装代码 NLG32P1 NLG32P1
Reach Compliance Code compliant compliant
ECCN代码 EAR99 EAR99
系列 810252 810252
输入调节 DIFFERENTIAL MUX DIFFERENTIAL MUX
JESD-30 代码 S-XQCC-N32 S-XQCC-N32
JESD-609代码 e3 e3
长度 5 mm 5 mm
逻辑集成电路类型 PLL BASED CLOCK DRIVER PLL BASED CLOCK DRIVER
湿度敏感等级 3 3
功能数量 1 1
端子数量 32 32
实输出次数 2 2
最高工作温度 85 °C 85 °C
最低工作温度 -40 °C -40 °C
封装主体材料 UNSPECIFIED UNSPECIFIED
封装代码 HVQCCN HVQCCN
封装形状 SQUARE SQUARE
封装形式 CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
峰值回流温度(摄氏度) 260 260
认证状态 Not Qualified Not Qualified
Same Edge Skew-Max(tskwd) 0.2 ns 0.2 ns
座面最大高度 1 mm 1 mm
最大供电电压 (Vsup) 3.465 V 3.465 V
最小供电电压 (Vsup) 3.135 V 3.135 V
标称供电电压 (Vsup) 3.3 V 3.3 V
表面贴装 YES YES
温度等级 INDUSTRIAL INDUSTRIAL
端子面层 Matte Tin (Sn) - annealed Matte Tin (Sn) - annealed
端子形式 NO LEAD NO LEAD
端子节距 0.5 mm 0.5 mm
端子位置 QUAD QUAD
处于峰值回流温度下的最长时间 NOT SPECIFIED NOT SPECIFIED
宽度 5 mm 5 mm
最小 fmax 312.5 MHz 312.5 MHz
Base Number Matches 1 1

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 144  2255  1162  1670  410  38  40  27  17  36 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved