电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

SIT3807AC-C2-25SH-1.544000

产品描述Oscillator, 1.544MHz Min, 44.736MHz Max, 1.544MHz Nom, CMOS
产品类别无源元件    振荡器   
文件大小314KB,共5页
制造商SiTime
标准
下载文档 详细参数 全文预览

SIT3807AC-C2-25SH-1.544000概述

Oscillator, 1.544MHz Min, 44.736MHz Max, 1.544MHz Nom, CMOS

SIT3807AC-C2-25SH-1.544000规格参数

参数名称属性值
是否Rohs认证符合
厂商名称SiTime
包装说明SOLCC6,.12
Reach Compliance Codeunknown
JESD-609代码e4
安装特点SURFACE MOUNT
端子数量6
最大工作频率44.736 MHz
最小工作频率1.544 MHz
标称工作频率1.544 MHz
最高工作温度70 °C
最低工作温度-20 °C
封装主体材料PLASTIC/EPOXY
封装等效代码SOLCC6,.12
电源2.5 V
认证状态Not Qualified
最大压摆率33 mA
标称供电电压2.5 V
表面贴装YES
技术CMOS
端子面层Nickel/Palladium/Gold (Ni/Pd/Au)
Base Number Matches1

文档预览

下载PDF文档
SiT3807
Standard Frequency MEMS VCXO
Advanced information
Features, Benefits and Applications
27 standard frequencies from 1.544 MHz to 44.736 MHz
100% pin-to-pin compatible with and direct replacement of quartz based VCXO
Wide pull range options: ±50, ±100, ±150, ±200
Superior pull range linearity of <= 1%, 10 times better than quartz
LVCMOS/LVTTL compatible output
Typical tuning voltage: 0 V to Vdd
Three industry-standard packages: 3.2 mm x2.5 mm (4-pin), 5.0 mm x 3.2 mm (6-pin),
7.0 mm x 5.0 mm (6-pin)
Outstanding siicon reliability of 2 FIT (10x improvement over quartz-based devices)
Ultra short lead time
Ideal for telecom clock synchronization, instrumentation, low bandwidth analog PLL,
jitter cleaner, clock recovery, audio, video, FPGA, broadband and networking
Specifications
Electrical Characteristics
Parameter
Output Frequency Range
Frequency Stability
Symbol
f
F_stab
Min.
1.544
-25
-50
Operating Temperature Range
Supply Voltage
T_use
Vdd
Typ.
Max.
44.736
+25
+50
Unit
MHz
PPM
PPM
°C
°C
V
V
V
V
PPM
V
V
V
V
V
%
kHz
V
mA
mA
μA
%
ns
%Vdd
%Vdd
pF
ms
ms
ms
ps
ps
PPM
Condition
Standard frequencies only. Refer to the supported freqeuncy
list (back page)
Inclusive of initial tolerance (F_init), operating temperature, rated
power, supply voltage change, load change.
Select stability
option in part number ordering (see back page)
Extended Commercial
Industrial
Pull Range
[1,2]
Upper Control Voltage
PR
VC_U
-20
+70
-40
+85
1.71
1.8
1.89
2.25
2.5
2.75
2.52
2.8
3.08
2.97
3.3
3.63
±50, ±100, ±150, ±200
1.62
2.25
2.52
3
Positive slope
8
3.3
31
29
1.0
6
1.7
0.51
1.7
2.3
2.6
3.1
0.1
1
3.63
33
31
TBD
55
2.2
10
15
10
TBD
10
Vdd = 1.8 V, Voltage at which maximum deviation is guaranteed.
Vdd = 2.5 V, Voltage at which maximum deviation is guaranteed.
Vdd = 2.8 V, Voltage at which maximum deviation is guaranteed.
Vdd = 3.3 V, Voltage at which maximum deviation is guaranteed.
Voltage at which maximum deviation is guaranteed.
Lower Control Voltage
Linearity
Frequency Change Polarity
Control Voltage Bandwidth(-3dB)
Current Consumption
Standby Current
Duty Cycle
Rise/Fall Time
Output Voltage High
Output Voltage Low
Output Load
Start-up Time
OE Enable/Disable Time
Resume Time
RMS Period Jitter
RMS Phase Jitter (random)
Aging
VC_L
Lin
V_BW
Idd
I_std
DC
Tr, Tf
VOH
VOL
Ld
T_start
T_oe
T_resume
T_jitt
T_phj
F_aging
0
2.97
45
90
Contact SiTime for 16 kHz bandwidth
No load condition, f = 20 MHz, Vdd = 2.5 V, 2.8 V or 3.3 V
No load condition, f = 20 MHz, Vdd = 1.8 V
ST = GND, All Vdd, Output is Weakly Pulled Down
All Vdds
Vdd = 1.8, 2.5, 2.8 or 3.3 V, 10% - 90% Vdd level
IOH = TBD
IOL = TBD
±5
Measured from the time ST pin crosses 50% threshold
f = 10 MHz, all Vdds
f = 10 MHz, Pull range = 100 PPM, Integration bandwidth = 12kHz
to 20MHz, all Vdds
10 years
Notes:
1. Absolute Pull Range (APR) is defined as the guaranteed pull range over temperature and voltage.
2. APR = pull range (PR) - frequency stability (F_stab) - Aging (F_aging)
Specifications (Cont.)
SiTime Corporation
Rev. 0.56
990 Almanor Avenue
Sunnyvale, CA 94085
(408) 328-4400
www.sitime.com
Revised July 13, 2011
MPLAB V7.60中调试问题?
Make: The target "D:\2005122301\main.o" is up to date. Make: The target "D:\2005122301\t01.cof" is out of date. Executing: "C:\Program Files\Microchip\MCC18\bin\mplink.exe" /l"C: ......
axiulam1977 嵌入式系统
基于VHDL语言的卷积码编解码器的设计
摘 要:卷积码是一种性能优良的差错控制编码。本文在阐述卷积 码编解码器基本工作原理的基础上,提出了在MAX+PlusⅡ开发平台上基于VHDL语言设计 (2,1,6)卷 积码编解码器的方法。仿真实验 ......
xiaocao 模拟电子
MAX1452传感器信号调理芯片 大连睿科电子
大连睿科电子MAX1452是一款高度集成的模拟传感器信号处理器,优 化于工业和过程控制中采用阻性元件的传感器。 MAX1452具有放大、校准和温度补偿功能,可以逼进传 感器所固有的可重复指标。全 ......
dlrk 汽车电子
脑残的我想问一个脑残的问题:)
一时兴起,忽然想问问各位大虾:同样是游戏,为什么在ipad上(因为只用过ipad,其他pad的情况不太清楚,所以不敢乱说:p),手机上 的游戏都没有“分辨率”这一设置,而pc上却有这个强大的设置呢 ......
HALO--117 嵌入式系统
“POS机套件”中的器件,你将怎样发挥它的作用?
“POS机套件”中的器件,都很有特点,一部分是TI刚刚推出的新器件,性能及功能很好。 TI这次活动将了放100套这样的套件,比例相当大。 这些套件如果到了你手里,你将怎样发挥它的作用?有 ......
dontium 模拟与混合信号
【转】 如何使用SignalTap II觀察reg與wire值? (SOC) (Verilog) (Quartus II) (Signa
Abstract撰寫Verilog時,雖然每個module都會先用ModelSim或Quartus II自帶的simulator仿真過,但真的將每個module合併時,一些不可預期的『run-time』問題可能才一一浮現,這時得靠SignalTap II ......
火雨木头 FPGA/CPLD

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 2362  2834  1324  79  818  28  11  5  7  41 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved