电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

SIT2024BEFS3-33S-81.427999E

产品描述LVCMOS Output Clock Oscillator, 81.427999MHz Nom, SOT23-5
产品类别无源元件    振荡器   
文件大小652KB,共15页
制造商SiTime
标准
下载文档 详细参数 全文预览

SIT2024BEFS3-33S-81.427999E概述

LVCMOS Output Clock Oscillator, 81.427999MHz Nom, SOT23-5

SIT2024BEFS3-33S-81.427999E规格参数

参数名称属性值
是否Rohs认证符合
厂商名称SiTime
包装说明TSOP5/6,.11,37
Reach Compliance Codeunknown
其他特性STANDBY; ENABLE/DISABLE FUNCTION; LVTTL OUTPUT ALSO AVAILABLE
最长下降时间3 ns
频率调整-机械NO
频率稳定性50%
JESD-609代码e4
安装特点SURFACE MOUNT
端子数量5
标称工作频率81.427999 MHz
最高工作温度105 °C
最低工作温度-40 °C
振荡器类型LVCMOS
输出负载15 pF
最大输出低电流4 mA
封装主体材料PLASTIC
封装等效代码TSOP5/6,.11,37
物理尺寸3.05mm X 1.75mm X 1.45mm
最长上升时间3 ns
筛选级别AEC-Q100
最大供电电压3.63 V
最小供电电压2.97 V
标称供电电压3.3 V
表面贴装YES
最大对称度55/45 %
端子面层Nickel/Palladium/Gold (Ni/Pd/Au)
Base Number Matches1

文档预览

下载PDF文档
SiT2024B
Automotive AEC-Q100 SOT23 Oscillator
Features
Applications
AEC-Q100 with extended temperature range (-55°C to 125°C)
Frequencies between 1 MHz and 110 MHz accurate to
6 decimal places
Supply voltage of 1.8V or 2.25V to 3.63V
Excellent total frequency stability as low as ±20 ppm
Industry best G-sensitivity of 0.1 PPB/G
Low power consumption of 3.8 mA typical at 1.8V
LVCMOS/LVTTL compatible output
5-pin SOT23-5 package: 2.9 x 2.8 mm x mm
RoHS and REACH compliant, Pb-free, Halogen-free and
Antimony-free
Automotive, extreme temperature and other high-rel
electronics
Infotainment systems, collision detection devices, and
in-vehicle networking
Powertrain control
Electrical Characteristics
Table 1. Electrical Characteristics
All Min and Max limits are specified over temperature and rated operating voltage with 15 pF output load unless otherwise
stated. Typical values are at 25°C and nominal supply voltage.
Parameters
Output Frequency Range
Frequency Stability
Symbol
f
F_stab
Min.
1
-20
-25
-30
-50
Operating Temperature
Range (ambient)
T_use
-40
-40
-40
-55
Supply Voltage
Current Consumption
Vdd
Idd
1.62
2.25
Duty Cycle
Rise/Fall Time
Output High Voltage
DC
Tr, Tf
VOH
45
90%
Typ.
1.8
4.0
3.8
1.5
1.3
Max.
110
+20
+25
+30
+50
+85
+105
+125
+125
1.98
3.63
4.8
4.5
55
3
2.5
Unit
MHz
ppm
ppm
ppm
ppm
°C
°C
°C
°C
V
V
mA
mA
%
ns
ns
Vdd
AEC-Q100 Grade 3
AEC-Q100 Grade 2
AEC-Q100 Grade 1
Extended cold, AEC-Q100 Grade1
All voltages between 2.25V and 3.63V including 2.5V, 2.8V,
3.0V and 3.3V are supported.
No load condition, f = 20 MHz, Vdd = 2.25V to 3.63V
No load condition, f = 20 MHz, Vdd = 1.8V
All Vdds
Vdd = 2.25V - 3.63V, 20% - 80%
Vdd = 1.8V, 20% - 80%
IOH = -4 mA (Vdd = 3.0V or 3.3V)
IOH = -3 mA (Vdd = 2.8V and Vdd = 2.5V)
IOH = -2 mA (Vdd = 1.8V)
IOL = 4 mA (Vdd = 3.0V or 3.3V)
IOL = 3 mA (Vdd = 2.8V and Vdd = 2.5V)
IOL = 2 mA (Vdd = 1.8V)
Pin 1, OE
Pin 1, OE
Pin 1, OE logic high or logic low
Measured from the time Vdd reaches its rated minimum value
f = 110 MHz. For other frequencies, T_oe = 100 ns + 3 * cycles
Vdd = 2.8V to 3.3V,
ST
= Low, Output is weakly pulled down
Vdd = 2.5V,
ST
= Low, Output is weakly pulled down
Vdd = 1.8V,
ST
= Low, Output is weakly pulled down
Condition
Refer to
Tables 14 to 16
for a list of supported frequencies
Inclusive of Initial tolerance at 25°C, 1st year aging at 25°C, and
variations over operating temperature, rated power supply
voltage and load (15 pF ± 10%).
Frequency Range
Frequency Stability and Aging
Operating Temperature Range
Supply Voltage and Current Consumption
LVCMOS Output Characteristics
Output Low Voltage
VOL
10%
Vdd
Input Characteristics
Input High Voltage
Input Low Voltage
Input Pull-up Impedance
Startup Time
Enable/Disable Time
Standby Current
VIH
VIL
Z_in
T_start
T_oe
I_std
70%
100
2.6
1.4
0.6
30%
5.5
130
Vdd
Vdd
kΩ
ms
ns
µA
µA
µA
Startup and Resume Timing
Rev 1.8
May 22, 2019
www.sitime.com
关于固件库
stm32固件库中FlagStatus Status什么意思...
c51arm7 stm32/stm8
手动挡车开的心累,道诺智能离合器帮车主解忧
随着我国的经济条件的改善,汽车普及量越来越高,主要表现在城市里的汽车逐渐增多。而广大车友拥有的汽车类型一般为两种:手动挡和自动挡,一般男性车友喜欢跟趾操作,爱上那种纯粹的手动操作快 ......
小日子生活 机器人开发
怎样把自己的shell挂接到系统的telnet服务上呢?
vxwoks系统有自己的tlenet服务,但是怎样把自己做的shell关联到系统的telnet 服务上呢? 看了帮助,说修改shellParserControl这个接口为自定义的接口,但是怎样实现这个接口呢?急,谢谢!...
zhoulm 嵌入式系统
soc内部串口驱动与测试程序问题
一般来说soc的串口是都已经是能用的. 我现在的问题是 root@/dev#echo jdskfj>ttyS1 Using fractional divider baud 9600, clock 100000000 dlf 00 dlm is 2,dll is 8b 当我用int main() { ......
haitianTT 嵌入式系统
MaxplusII(中文)快速入门
MaxplusII(中文)快速入门...
songbo FPGA/CPLD
晶振的基本原理及特性
晶振一般采用如图1a的电容三端式(考毕兹) 交流等效振荡电路;实际的晶振交流等效电路如图1b,其中Cv是用来调节振荡频率,一般用变容二极管加上不同的反偏电压来实现,这也是压控作用的机理;把 ......
鬼谷清泉 模拟电子

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 2346  2609  2911  1317  42  4  56  38  19  35 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved