74HC4520; 74HCT4520
Dual 4-bit synchronous binary counter
Rev. 5 — 14 February 2019
Product data sheet
1. General description
The 74HC4520; 74HCT4520 are dual 4-bit internally synchronous binary counters with two clock
inputs (nCP0 and nCP1). They have buffered outputs from all 4 bit positions (nQ0 to nQ3) and an
asynchronous master reset input (nMR). The counter advances on the LOW-to-HIGH transition of
nCP0 when nCP1 is HIGH. It also advances on the HIGH-to-LOW transition of nCP1 when nCP0
is LOW. Either nCP0 or nCP1 may be used as the clock input to the counter. The other clock input
may be used as a clock enable input. A HIGH on nMR, resets the counter (nQ0 to nQ3 = LOW)
independent of nCP0 and nCP1. Inputs include clamp diodes. It enables the use of current limiting
resistors to interface inputs to voltages in excess of V
CC
.
2. Features and benefits
•
•
Complies with JEDEC standard no. 7A
Input levels:
•
For 74HC4520: CMOS level
•
For 74HCT4520: TTL level
ESD protection:
•
HBM JESD22-A114F exceeds 2000 V
•
MM JESD22-A115-A exceeds 200 V
Specified from -40 °C to +85 °C and -40 °C to +125 °C
•
•
3. Applications
•
•
•
Multistage synchronous counting
Multistage asynchronous counting
Frequency dividers
4. Ordering information
Table 1. Ordering information
Type number
Package
Temperature range
74HC4520D
74HCT4520D
74HC4520PW
-40 °C to +125 °C
TSSOP16
-40 °C to +125 °C
Name
SO16
Description
plastic small outline package; 16 leads;
body width 3.9 mm
plastic thin shrink small outline package;
16 leads; body width 4.4 mm
Version
SOT109-1
SOT403-1
Nexperia
74HC4520; 74HCT4520
Dual 4-bit synchronous binary counter
5. Functional diagram
1 1CP0
2 1CP1
1Q0 3
1Q1 4
1Q2 5
1Q3 6
7 1MR
9 2CP0
10 2CP1
2Q0 11
2Q1 12
2Q2 13
2Q3 14
15 2MR
001aae698
Fig. 1.
Functional diagram
1
nCP0
nCP1
nMR
1
nQ0
nQ1
nQ2
nQ
3
001aae707
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
2
3
4
5
6
7
8
9
10
11
12
13
14
15
0
1
2
3
4
Fig. 2.
Timing diagram
nQ0
nQ1
nQ2
nQ3
nCP1
nCP0
FF1
CP
Q
FF2
CP
Q
FF3
CP
Q
FF4
CP
Q
RD Q
RD Q
RD Q
RD Q
nMR
aaa-015608
Fig. 3.
Logic diagram for one counter
74HC_HCT4520
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2019. All rights reserved
Product data sheet
Rev. 5 — 14 February 2019
2 / 14
Nexperia
74HC4520; 74HCT4520
Dual 4-bit synchronous binary counter
6. Pinning information
6.1. Pinning
74HC4520
74HCT4520
1CP0 1
1CP1 2
1Q0 3
1Q1 4
1Q2 5
1Q3 6
1MR 7
GND 8
16 V
CC
15 2MR
14 2Q3
13 2Q2
12 2Q1
11 2Q0
10 2CP1
9 2CP0
aaa-015592
74HC4520
1CP0 1
1CP1 2
1Q0 3
1Q1 4
1Q2 5
1Q3 6
1MR 7
GND 8
16 V
CC
15 2MR
14 2Q3
13 2Q2
12 2Q1
11 2Q0
10 2CP1
9 2CP0
aaa-015593
Fig. 4.
Pin configuration SOT109-1 (SO16)
Fig. 5.
Pin configuration SOT403-1 (TSSOP16)
6.2. Pin description
Table 2. Pin description
Symbol
1CP0, 2CP0
1CP1, 2CP1
1Q0 to 1Q3
1MR, 2MR
GND
2Q0 to 2Q3
V
CC
Pin
1, 9
2, 10
3, 4, 5, 6
7, 15
8
11, 12, 13, 14
16
Description
clock input (LOW-to-HIGH edge-triggered)
clock input (HIGH-to-LOW edge-triggered)
output
asynchronous master reset input (active HIGH)
ground (0 V)
output
supply voltage
7. Functional description
Table 3. Function table
H = HIGH voltage level; L = LOW voltage level; X = don’t care; ↑ = positive-going transition; ↓ = negative-going transition.
nCP0
↑
L
↓
X
↑
H
X
nCP1
H
↓
X
↑
L
↓
X
nMR
L
L
L
L
L
L
H
Mode
counter advances
counter advances
no change
no change
no change
no change
nQ0 to nQ3 = LOW
74HC_HCT4520
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2019. All rights reserved
Product data sheet
Rev. 5 — 14 February 2019
3 / 14
Nexperia
74HC4520; 74HCT4520
Dual 4-bit synchronous binary counter
8. Limiting values
Table 4. Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).
Symbol Parameter
V
CC
I
IK
I
OK
I
O
I
CC
I
GND
T
stg
P
tot
[1]
Conditions
V
I
< -0.5 V or V
I
> V
CC
+ 0.5 V
V
O
< -0.5 V or V
O
> V
CC
+ 0.5 V
V
O
= -0.5 V to V
CC
+ 0.5 V
Min
-0.5
-
-
-
-
-50
-65
[1]
-
Max
+7.0
±20
±20
±25
50
-
+150
500
Unit
V
mA
mA
mA
mA
mA
°C
mW
supply voltage
input clamping current
output clamping current
output current
supply current
ground current
storage temperature
total power dissipation
For SO16 package: above 70 °C the value of P
tot
derates linearly at 8 mW/K.
For TSSOP16 packages: above 60 °C the value of P
tot
derates linearly at 5.5 mW/K.
9. Recommended operating conditions
Table 5. Recommended operating conditions
Voltages are referenced to GND (ground = 0 V)
Symbol Parameter
V
CC
V
I
V
O
T
amb
Δt/ΔV
supply voltage
input voltage
output voltage
ambient temperature
input transition rise and fall rate
V
CC
= 2.0 V
V
CC
= 4.5 V
V
CC
= 6.0 V
Conditions
Min
2.0
0
0
-40
-
-
-
74HC4520
Typ
5.0
-
-
+25
-
1.67
-
Max
6.0
V
CC
V
CC
+125
625
139
83
Min
4.5
0
0
-40
-
-
-
74HCT4520
Typ
5.0
-
-
+25
-
1.67
-
Max
5.5
V
CC
V
CC
+125
-
139
-
V
V
V
°C
ns/V
ns/V
ns/V
Unit
10. Static characteristics
Table 6. Static characteristics
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).
Symbol Parameter
Conditions
Min
74HC4520
V
IH
HIGH-level
input voltage
V
CC
= 2.0 V
V
CC
= 4.5 V
V
CC
= 6.0 V
V
IL
LOW-level
input voltage
V
CC
= 2.0 V
V
CC
= 4.5 V
V
CC
= 6.0 V
1.5
3.15
4.2
-
-
-
1.2
2.4
3.2
0.8
2.1
2.8
-
-
-
0.5
1.35
1.8
1.5
3.15
4.2
-
-
-
-
-
-
0.5
1.35
1.8
1.5
3.15
4.2
-
-
-
-
-
-
0.5
1.35
1.8
V
V
V
V
V
V
25 °C
Typ
Max
-40 °C to
+85 °C
Min
Max
-40 °C to
+125 °C
Min
Max
Unit
74HC_HCT4520
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2019. All rights reserved
Product data sheet
Rev. 5 — 14 February 2019
4 / 14
Nexperia
74HC4520; 74HCT4520
Dual 4-bit synchronous binary counter
Conditions
Min
25 °C
Typ
2.0
4.5
6.0
4.32
5.81
0
0
0
0.15
0.16
-
-
3.5
Max
-
-
-
-
-
0.1
0.1
0.1
0.26
0.26
±0.1
8.0
-
-40 °C to
+85 °C
Min
1.9
4.4
5.9
3.84
5.34
-
-
-
-
-
-
-
-
Max
-
-
-
-
-
0.1
0.1
0.1
0.33
0.33
±1.0
80.0
-
-40 °C to
+125 °C
Min
1.9
4.4
5.9
3.7
5.2
-
-
-
-
-
-
-
-
Max
-
-
-
-
-
0.1
0.1
0.1
0.4
0.4
±1.0
V
V
V
V
V
V
V
V
V
V
μA
Unit
Symbol Parameter
V
OH
HIGH-level
output voltage
V
I
= V
IH
or V
IL
I
O
= -20 μA; V
CC
= 2.0 V
I
O
= -20 μA; V
CC
= 4.5 V
I
O
= -20 μA; V
CC
= 6.0 V
I
O
= -4.0; V
CC
= 4.5 V
I
O
= -5.2; V
CC
= 6.0 V
1.9
4.4
5.9
3.98
5.48
-
-
-
-
-
-
-
-
V
OL
LOW-level
output voltage
V
I
= V
IH
or V
IL
I
O
= 20 μA; V
CC
= 2.0 V
I
O
= 20 μA; V
CC
= 4.5 V
I
O
= 20 μA; V
CC
= 6.0 V
I
O
= 4.0 mA; V
CC
= 4.5 V
I
O
= 5.2 mA; V
CC
= 6.0 V
I
I
I
CC
C
I
input leakage
current
supply current
input
capacitance
HIGH-level
input voltage
LOW-level
input voltage
HIGH-level
output voltage
V
I
= V
CC
or GND; V
CC
= 6.0 V
V
I
= V
CC
or GND; I
O
= 0 A;
V
CC
= 6.0 V
160.0 μA
-
pF
74HCT4520
V
IH
V
IL
V
OH
V
CC
= 4.5 V to 5.5 V
V
CC
= 4.5 V to 5.5 V
V
I
= V
IH
or V
IL
; V
CC
= 4.5 V
I
O
= -20 μA
I
O
= -4.0 mA
V
OL
LOW-level
output voltage
V
I
= V
IH
or V
IL
; V
CC
= 4.5 V
I
O
= 20 μA
I
O
= 4.0 mA
I
I
I
CC
ΔI
CC
input leakage
current
supply current
additional
supply current
V
I
= V
CC
or GND; V
CC
= 5.5 V
V
I
= V
CC
or GND; I
O
= 0 A;
V
CC
= 5.5 V
per input pin; V
I
= V
CC
- 2.1 V;
other inputs at V
CC
or GND;
V
CC
= 4.5 V to 5.5 V; I
O
= 0 A
pin nCP0, nCP1
pin nMR
C
I
input
capacitance
-
-
-
80
150
3.5
288
540
-
-
-
-
360
675
-
-
-
-
392
735
-
μA
μA
pF
-
-
-
-
0
0.15
-
-
0.1
0.26
±0.1
8.0
-
-
-
-
0.1
0.33
±1.0
80.0
-
-
-
-
0.1
0.4
±1.0
V
V
μA
4.4
3.98
4.5
4.32
-
-
4.4
3.84
-
-
4.4
3.7
-
-
V
V
2.0
-
1.6
1.2
-
0.8
2.0
-
-
0.8
2.0
-
-
0.8
V
V
160.0 μA
74HC_HCT4520
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2019. All rights reserved
Product data sheet
Rev. 5 — 14 February 2019
5 / 14
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
