电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

AM28F020-150C3LCB

产品描述Flash, 256KX8, 150ns, CQCC32
产品类别存储    存储   
文件大小280KB,共35页
制造商AMD(超微)
官网地址http://www.amd.com
下载文档 详细参数 全文预览

AM28F020-150C3LCB概述

Flash, 256KX8, 150ns, CQCC32

AM28F020-150C3LCB规格参数

参数名称属性值
是否Rohs认证不符合
厂商名称AMD(超微)
包装说明QCCN, LCC32,.45X.55
Reach Compliance Codeunknown
最长访问时间150 ns
命令用户界面YES
数据轮询NO
耐久性1000 Write/Erase Cycles
JESD-30 代码R-XQCC-N32
JESD-609代码e0
内存密度2097152 bit
内存集成电路类型FLASH
内存宽度8
端子数量32
字数262144 words
字数代码256000
最高工作温度70 °C
最低工作温度
组织256KX8
封装主体材料CERAMIC
封装代码QCCN
封装等效代码LCC32,.45X.55
封装形状RECTANGULAR
封装形式CHIP CARRIER
并行/串行PARALLEL
电源5 V
最大待机电流0.0001 A
最大压摆率0.03 mA
标称供电电压 (Vsup)5 V
表面贴装YES
技术CMOS
温度等级COMMERCIAL
端子面层Tin/Lead (Sn/Pb)
端子形式NO LEAD
端子节距1.27 mm
端子位置QUAD
切换位NO
类型NOR TYPE
Base Number Matches1

文档预览

下载PDF文档
FINAL
Am28F020
2 Megabit (256 K x 8-Bit)
CMOS 12.0 Volt, Bulk Erase Flash Memory
DISTINCTIVE CHARACTERISTICS
s
High performance
— Access times as fast as 70 ns
s
CMOS low power consumption
— 30 mA maximum active current
— 100 µA maximum standby current
— No data retention power consumption
s
Compatible with JEDEC-standard byte-wide
32-pin EPROM pinouts
— 32-pin PDIP
— 32-pin PLCC
— 32-pin TSOP
s
10,000 write/erase cycles minimum
s
Write and erase voltage 12.0 V
±5%
s
Latch-up protected to 100 mA from
–1 V to V
CC
+1 V
s
Flasherase Electrical Bulk Chip Erase
— One second typical chip erase time
s
Flashrite Programming
— 10 µs typical byte program time
— 4 s typical chip program time
s
Command register architecture for
microprocessor/microcontroller compatible
write interface
s
On-chip address and data latches
s
Advanced CMOS flash memory technology
— Low cost single transistor memory cell
s
Automatic write/erase pulse stop timer
GENERAL DESCRIPTION
The Am28F020 is a 2 Megabit Flash memory orga-
nized as 256 Kbytes of 8 bits each. AMD’s Flash mem-
ories offer the most cost-effective and reliable read/
write non-volatile random access memor y. The
Am28F020 is packaged in 32-pin PDIP, PLCC, and
TSOP versions. It is designed to be reprogrammed and
erased in-system or in standard EPROM programmers.
Th e Am 28F 020 i s eras ed w hen s h ip ped from
the factory.
The standard Am28F020 offers access times of as fast
as 70 ns, allowing high speed microprocessors to
operate without wait states. To eliminate bus conten-
tion, the device has separate chip enable (CE#) and
output enable (OE#) controls.
AMD’s Flash memories augment EPROM functionality
with in-circuit electrical erasure and programming. The
Am28F020 uses a command register to manage this
functionality, while maintaining a JEDEC-standard 32-
pin pinout. The command register allows for 100% TTL
level control inputs and fixed power supply levels during
erase and programming, while maintaining maximum
EPROM compatibility.
AMD’s Flash technology reliably stores memory con-
tents even after 10,000 erase and program cycles. The
AMD cell is designed to optimize the erase and pro-
gramming mechanisms. In addition, the combination of
advanced tunnel oxide processing and low internal
electric fields for erase and programming operations
produces reliable cycling. The Am28F020 uses a
12.0±5% V
PP
supply input to perform the Flasherase
and Flashrite functions.
The highest degree of latch-up protection is achieved
with AMD’s proprietary non-epi process. Latch-up pro-
tection is provided for stresses up to 100 mA on
address and data pins from –1 V to V
CC
+1 V.
The Am28F020 is byte programmable using 10 µs
programming pulses in accordance with AMD’s
Flashrite programming algorithm. The typical room
temperature programming time of the Am28F020 is
four seconds. The entire chip is bulk erased using 10
ms erase pulses according to AMD’s Flasherase
algorithm. Typical erasure at room temperature is
accomplished in less than one second. The windowed
package and the 15–20 minutes required for EPROM
erasure using ultraviolet light are eliminated.
Commands are written to the command register using
standard microprocessor write timings. Register con-
tents serve as input to an internal state-machine, which
controls the erase and programming circuitry. During
write cycles, the command register internally latches
Publication#
14727
Rev:
F
Amendment/+2
Issue Date:
January 1998

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 228  1641  317  2462  2297  45  22  16  31  53 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved