电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

HSMP-3862-TR1G

产品描述50V, SILICON, PIN DIODE, ROHS COMPLIANT PACKAGE-3
产品类别分立半导体    二极管   
文件大小231KB,共10页
制造商AVAGO
官网地址http://www.avagotech.com/
标准
下载文档 详细参数 全文预览

HSMP-3862-TR1G在线购买

供应商 器件名称 价格 最低购买 库存  
HSMP-3862-TR1G - - 点击查看 点击购买

HSMP-3862-TR1G概述

50V, SILICON, PIN DIODE, ROHS COMPLIANT PACKAGE-3

HSMP-3862-TR1G规格参数

参数名称属性值
是否无铅不含铅
是否Rohs认证符合
厂商名称AVAGO
包装说明R-PDSO-G3
针数3
Reach Compliance Codecompliant
ECCN代码EAR99
其他特性LOW DISTORTION
应用ATTENUATOR; SWITCHING
最小击穿电压50 V
配置SERIES CONNECTED, CENTER TAP, 2 ELEMENTS
标称二极管电容0.2 pF
二极管元件材料SILICON
最大二极管正向电阻22 Ω
二极管电阻测试电流1 mA
二极管电阻测试频率100 MHz
二极管类型PIN DIODE
JESD-30 代码R-PDSO-G3
JESD-609代码e4
少数载流子标称寿命0.5 µs
湿度敏感等级1
元件数量2
端子数量3
最高工作温度150 °C
封装主体材料PLASTIC/EPOXY
封装形状RECTANGULAR
封装形式SMALL OUTLINE
峰值回流温度(摄氏度)260
最大功率耗散0.25 W
认证状态Not Qualified
反向测试电压50 V
表面贴装YES
技术POSITIVE-INTRINSIC-NEGATIVE
端子面层Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式GULL WING
端子位置DUAL
处于峰值回流温度下的最长时间NOT SPECIFIED
Base Number Matches1

文档预览

下载PDF文档
HSMP-386x
Surface Mount PIN Diodes
Data Sheet
Description/Applications
The HSMP-386x series of general purpose PIN diodes are
designed for two classes of applications. The first is attenu-
ators where current consumption is the most important
design consideration. The second application for this
series of diodes is in switches where low capacitance is the
driving issue for the designer.
The HSMP-386x series Total Capacitance (C
T
) and Total
Resistance (R
T
) are typical specifications. For applications
that require guaranteed performance, the general purpose
HSMP-383x series is recommended.
A SPICE model is not available for PIN diodes as SPICE
does not provide for a key PIN diode characteristic, carrier
lifetime.
Features
Unique Configurations in Surface Mount Packages
– Add Flexibility
– Save Board Space
– Reduce Cost
Switching
– Low Distortion Switching
– Low Capacitance
Attenuating
– Low Current Attenuating for Less Power
Consumption
Matched Diodes for Consistent Performance
Better Thermal Conductivity for Higher Power
Dissipation
Low Failure in Time (FIT) Rate
[1]
Lead-free
Note:
1. For more information see the Surface Mount PIN Reliability Data
Sheet.
Pin Connections and Package Marking, SOT-363
1
2
3
6
5
4
LUx
Notes:
1. Package marking provides orientation, identification, and date code.
2. See “Electrical Specifications” for appropriate package marking.

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 249  1298  719  353  331  6  27  15  8  7 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved