电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

HCTS161AK

产品描述HCT SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP BINARY COUNTER, UUC16
产品类别半导体    逻辑   
文件大小110KB,共9页
制造商Intersil ( Renesas )
官网地址http://www.intersil.com/cda/home/
下载文档 选型对比 全文预览

HCTS161AK概述

HCT SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP BINARY COUNTER, UUC16

文档预览

下载PDF文档
HCTS161AMS
September 1995
Radiation Hardened
Synchronous Counter
Pinouts
16 LEAD CERAMIC DUAL-IN-LINE
METAL SEAL PACKAGE (SBDIP)
MIL-STD-1835 CDIP2-T16, LEAD FINISH C
TOP VIEW
MR
CP
P0
P1
P2
P3
PE
GND
1
2
3
4
5
6
7
8
16 VCC
15 TC
14 Q0
13 Q1
12 Q2
11 Q3
10 TE
9 SPE
Features
• 3 Micron Radiation Hardened CMOS SOS
• Total Dose 200K RAD (Si)
• Minimum LET for SEU Upsets: >100 MEV-cm
2
/mg
• Single Event Upset (SEU) Immunity < 2 x 10
-9
Errors/Bit-
Day (Typ)
• Dose Rate Survivability: >1 x 10
12
RAD (Si)/s
• Dose Rate Upset >10
10
RAD (Si)/s 20ns Pulse
• Latch-Up Free Under Any Conditions
• Military Temperature Range: -55 C to +125 C
• Significant Power Reduction Compared to LSTTL ICs
• DC Operating Voltage Range: 4.5V to 5.5V
• Input Logic Levels
-VIL = 0.8V Max
-VIH = VCC/2V Min
• Input Current Levels Ii
5µA at VOL, VOH
o
o
Description
The Intersil HCTS161AMS high-reliability high-speed presettable
four-bit binary synchronous counter features asynchronous reset
and look-ahead carry logic. The HCTS161AMS has an active-low
master reset to zero, MR. A low level at the synchronous parallel
enable, SPE, disables counting and allows data at the preset
inputs (P0 - P3) to load the counter. The data is latched to the
outputs on the positive edge of the clock input, CP. The
HCTS161AMS has two count enable pins, PE and TE. TE also
controls the terminal count output, TC. The terminal count output
indicates a maximum count for one clock pulse and is used to
enable the next cascaded stage to count.
The HCTS161AMS utilizes advanced CMOS/SOS technology to
achieve high-speed operation. This device is a member of
radiation hardened, high-speed, CMOS/SOS Logic Family.
The HCTS161AMS is supplied in a 16 lead Ceramic flatpack
(K suffix) or a SBDIP Package (D suffix).
16 LEAD CERAMIC METAL SEAL
FLATPACK PACKAGE (FLATPACK)
MIL-STD-1835 CDFP4-F16, LEAD FINISH C
TOP VIEW
MR
CP
P0
P1
P2
P3
PE
GND
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
VCC
TC
Q0
Q1
Q2
Q3
TE
SPE
Ordering Information
PART NUMBER
HCTS161ADMSR
HCTS161AKMSR
HCTS161AD/Sample
HCTS161AK/Sample
HCTS161AHMSR
TEMPERATURE RANGE
-55
o
C to +125
o
C
-55
o
C to +125
o
C
+25
o
C
+25
o
C
+25
o
C
SCREENING LEVEL
Intersil Class S Equivalent
Intersil Class S Equivalent
Sample
Sample
Die
PACKAGE
16 Lead SBDIP
16 Lead Ceramic Flatpack
16 Lead SBDIP
16 Lead Ceramic Flatpack
Die
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 321-724-7143 | Copyright © Intersil Corporation 1999
Spec Number
File Number
1
518888
2144.2

HCTS161AK相似产品对比

HCTS161AK HCTS161AD HCTS161AHMSR HCTS161AKMSR HCTS161ADMSR HCTS161AMS
描述 HCT SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP BINARY COUNTER, UUC16 HCT SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP BINARY COUNTER, UUC16 HCT SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP BINARY COUNTER, UUC16 HCT SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP BINARY COUNTER, CDFP16, CERAMIC, DFP-16 HCT SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP BINARY COUNTER, CDIP16 HCT SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP BINARY COUNTER, UUC16
Virtex II Pro EDK 下载问题
用Virtex II Pro的开发板,想利用xilinx的EDK开发平台实现小程序,就是按键点亮LED灯,硬件系统生成后,在建立软件系统,C代码编译通过后就:--Software -> Generate Libraries and BSPs接下 ......
eeleader FPGA/CPLD
用面包板做调试有点麻烦了,有人用过热转印吗?
好用吗?介绍一下经验吧。...
cakedenny 嵌入式系统
EEWORLD大学堂----嵌入式Linux应用于开发实践
嵌入式Linux应用于开发实践:https://training.eeworld.com.cn/course/4419《嵌入式Linux应用与开发实践》是面向物联网系统集成与维护岗位的课程,也是满足职业岗位任职要求的基本能力课程。通 ......
老白菜 单片机
一级旋转倒立摆的几个问题讨论
本帖最后由 paulhyde 于 2014-9-15 03:02 编辑 1.用的pid算法,输出的来控制pwm波占空比从而控制电机速度但是pid控制系统的输入是哪几个??我采集的是摆杆的角度偏移以及角速度,那旋转臂的角 ......
songtaste 电子竞赛
拼搏,只是为了那一道亮丽的风景
清晨的操场上面,一群老爷爷老奶奶,或三五成群,或独立奔行,或者慢跑,或者悠闲散步。其间,也有很多年轻人在努力奔跑着,不断前行,不断想超越自己。如果你注意看,你会发现有个很小的女孩 ......
njlianjian 聊聊、笑笑、闹闹
基于DSP和CPLD技术的多路ADC系统的设计
作者:西安电子科技大学通信工程学院 林成保 刘彦明随着现代电子技术的应用和发展,数字信号处理的内容日益复杂,而ADC是实现从模拟到数字转换的一个必然过程。针对这种情况,利用数字信号处理 ......
fighting 分立器件

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 161  2838  2705  280  762  4  58  55  6  16 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved