电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

HCTS161AHMSR

产品描述HCT SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP BINARY COUNTER, UUC16
产品类别半导体    逻辑   
文件大小110KB,共9页
制造商Intersil ( Renesas )
官网地址http://www.intersil.com/cda/home/
下载文档 选型对比 全文预览

HCTS161AHMSR概述

HCT SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP BINARY COUNTER, UUC16

文档预览

下载PDF文档
HCTS161AMS
September 1995
Radiation Hardened
Synchronous Counter
Pinouts
16 LEAD CERAMIC DUAL-IN-LINE
METAL SEAL PACKAGE (SBDIP)
MIL-STD-1835 CDIP2-T16, LEAD FINISH C
TOP VIEW
MR
CP
P0
P1
P2
P3
PE
GND
1
2
3
4
5
6
7
8
16 VCC
15 TC
14 Q0
13 Q1
12 Q2
11 Q3
10 TE
9 SPE
Features
• 3 Micron Radiation Hardened CMOS SOS
• Total Dose 200K RAD (Si)
• Minimum LET for SEU Upsets: >100 MEV-cm
2
/mg
• Single Event Upset (SEU) Immunity < 2 x 10
-9
Errors/Bit-
Day (Typ)
• Dose Rate Survivability: >1 x 10
12
RAD (Si)/s
• Dose Rate Upset >10
10
RAD (Si)/s 20ns Pulse
• Latch-Up Free Under Any Conditions
• Military Temperature Range: -55 C to +125 C
• Significant Power Reduction Compared to LSTTL ICs
• DC Operating Voltage Range: 4.5V to 5.5V
• Input Logic Levels
-VIL = 0.8V Max
-VIH = VCC/2V Min
• Input Current Levels Ii
5µA at VOL, VOH
o
o
Description
The Intersil HCTS161AMS high-reliability high-speed presettable
four-bit binary synchronous counter features asynchronous reset
and look-ahead carry logic. The HCTS161AMS has an active-low
master reset to zero, MR. A low level at the synchronous parallel
enable, SPE, disables counting and allows data at the preset
inputs (P0 - P3) to load the counter. The data is latched to the
outputs on the positive edge of the clock input, CP. The
HCTS161AMS has two count enable pins, PE and TE. TE also
controls the terminal count output, TC. The terminal count output
indicates a maximum count for one clock pulse and is used to
enable the next cascaded stage to count.
The HCTS161AMS utilizes advanced CMOS/SOS technology to
achieve high-speed operation. This device is a member of
radiation hardened, high-speed, CMOS/SOS Logic Family.
The HCTS161AMS is supplied in a 16 lead Ceramic flatpack
(K suffix) or a SBDIP Package (D suffix).
16 LEAD CERAMIC METAL SEAL
FLATPACK PACKAGE (FLATPACK)
MIL-STD-1835 CDFP4-F16, LEAD FINISH C
TOP VIEW
MR
CP
P0
P1
P2
P3
PE
GND
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
VCC
TC
Q0
Q1
Q2
Q3
TE
SPE
Ordering Information
PART NUMBER
HCTS161ADMSR
HCTS161AKMSR
HCTS161AD/Sample
HCTS161AK/Sample
HCTS161AHMSR
TEMPERATURE RANGE
-55
o
C to +125
o
C
-55
o
C to +125
o
C
+25
o
C
+25
o
C
+25
o
C
SCREENING LEVEL
Intersil Class S Equivalent
Intersil Class S Equivalent
Sample
Sample
Die
PACKAGE
16 Lead SBDIP
16 Lead Ceramic Flatpack
16 Lead SBDIP
16 Lead Ceramic Flatpack
Die
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 321-724-7143 | Copyright © Intersil Corporation 1999
Spec Number
File Number
1
518888
2144.2

HCTS161AHMSR相似产品对比

HCTS161AHMSR HCTS161AD HCTS161AKMSR HCTS161ADMSR HCTS161AK HCTS161AMS
描述 HCT SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP BINARY COUNTER, UUC16 HCT SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP BINARY COUNTER, UUC16 HCT SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP BINARY COUNTER, CDFP16, CERAMIC, DFP-16 HCT SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP BINARY COUNTER, CDIP16 HCT SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP BINARY COUNTER, UUC16 HCT SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP BINARY COUNTER, UUC16
汽车电子之新秀--GPS导航
由后泠战所导致的一切军事上的科技发展,全球卫星定位系统也许可以算是对我们每天的生活造成正面的冲击. 我们可以想象一下,21世纪的世界, 被一组扩大的卫星网路系统所覆盖,而且各种飞行器与车 ......
onele 能源基础设施
软件启用内部上拉电阻的问题
从PIC16F73单片机的资料中看到,有些I/O口可以使用软件启动内部上拉电阻。 请问: 为什么要启动内部上拉电阻? 使用C语言如何启动? 如果不启动会有什么后果? ...
fiona007 嵌入式系统
两种可提高LED光效的芯片发光层结构设计
LDE的芯片结构设计是一项非常复杂的系统工程,其内容涉及以提高注入效率和光效为目的电致发光结构设计、以提高学出光效率为目的的光引出结构设计和与光效密相关的电极设计等。 随着MOCVD外延生长 ......
探路者 LED专区
ESP32 MicroPython Web Server –网页显示传感器数据
目录 概述:ESP32 MicroPython Web Server 材料清单 什么是Web服务器? 电路图和连接 MicroPython代码/程序 boot.py代码 main.py代码 在ESP32 MicroPython Web Server上监 ......
dcexpert MicroPython开源版块
【好记性不如烂笔头】1、F1 MDK移植FreeRTOS练手记录2-CUBE生成工程
482040482041cube生成工程,未带os,需要修改两处中断优先级及中断分组 ...
90houyidai 实时操作系统RTOS
DSP TMS320C6000基础学习——体系结构
主要内容 http://www.logicdsp.com/data/attachment/forum/201407/15/224124h1xavr6r7a5vr84v.png 1. CPU架构 一幅图片搞定 http://www.logicdsp.com/data/attachment/forum/201407/15/22 ......
Aguilera DSP 与 ARM 处理器

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 2625  2165  1350  527  2508  53  44  28  11  51 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved