CY25402/CY25422/CY25482
Two PLL Programmable Clock Generator
with Spread Spectrum
Two PLL Programmable Clock Generator with Spread Spectrum
Features
■
■
■
■
■
■
■
Ability to synthesize nonstandard frequencies with Fractional-N
capability
Three clock outputs with programmable drive strength
Glitch-free outputs while frequency switching
8-pin small outline integrated circuit (SOIC) package
Commercial and Industrial temperature ranges
Two fully integrated phase locked loops (PLLs)
Input frequency range
❐
External crystal: 8 to 48 MHz
❐
External reference: 8 to 166 MHz clock
Reference clock input voltage range
❐
2.5 V, 3.0 V, and 3.3 V for CY25482
❐
1.8 V for CY25402 and CY25422
Wide operating output frequency range
❐
3 to 166 MHz
Programmable spread spectrum with center and down spread
option and lexmark and linear modulation profiles
V
DD
supply voltage options:
❐
2.5 V, 3.0 V, and 3.3 V for CY25402 and CY25482
❐
1.8 V for CY25422
Selectable output clock voltages independent of V
DD
:
❐
2.5 V, 3.0 V, and 3.3 V for CY25402 and CY25482
❐
1.8 V for CY25422
Frequency select feature with option to select four different
frequencies
Power-down, Output Enable, and SS ON/OFF controls
Low jitter, high accuracy outputs
■
Benefits
■
■
■
Multiple high performance PLLs allow synthesis of unrelated
frequencies
Nonvolatile programming for personalization of PLL
frequencies, spread spectrum characteristics, drive strength,
crystal load capacitance, and output frequencies
Application specific programmable EMI reduction using spread
spectrum for clocks
Programmable PLLs for system frequency margin tests
Meets critical timing requirements in complex system designs
Suitability for PC, consumer, portable, and networking
applications
Capable of zero parts per million (PPM) frequency synthesis
error
Uninterrupted system operation during clock frequency switch
Application compatibility in standard and low power systems
■
■
■
■
■
■
■
■
■
■
■
■
■
Block Diagram
XIN/
EXCLKIN
XOUT
OSC
MUX
and
FS0
FS1
Control
Logic
PLL 2
(SS)
PLL 1
(SS)
Crossbar
Switch
Output
Dividers
and
Drive
Strength
Control
CLK1
REFOUT
CLK2
SSON
PD#/OE
Cypress Semiconductor Corporation
Document Number: 001-12565 Rev. *G
•
198 Champion Court
•
San Jose
,
CA 95134-1709
•
408-943-2600
Revised December 13, 2013
CY25402/CY25422/CY25482
Contents
Device Selector Guide ...................................................... 3
Pin Configuration ............................................................. 3
Pin Definitions .................................................................. 3
Pin Configuration ............................................................. 4
Pin Definitions .................................................................. 4
Pin Configuration ............................................................. 5
Pin Definitions .................................................................. 5
General Description ......................................................... 6
Two Configurable PLLs ............................................... 6
Input Reference Clocks ............................................... 6
VDD Power Supply Options ........................................ 6
Output Source Selection ............................................. 6
Spread Spectrum Control ............................................ 6
Frequency Select ........................................................ 6
Glitch-Free Frequency Switch ..................................... 6
PD#/OE Mode ............................................................. 6
Output Drive Strength .................................................. 6
Generic Configuration and Custom Frequency ........... 6
Absolute Maximum Conditions ....................................... 7
Recommended Operating Conditions ............................ 7
DC Electrical Specifications ............................................ 8
AC Electrical Specifications ............................................ 9
Configuration Example for C-C Jitter ............................. 9
Recommended Crystal Specification ........................... 10
Recommended Crystal Specification ........................... 10
Test and Measurement Setup ........................................ 10
Voltage and Timing Definitions ..................................... 11
Ordering Information ...................................................... 12
Possible Configurations ............................................. 12
Ordering Code Definitions ......................................... 13
Package Drawing and Dimensions ............................... 14
Acronyms ........................................................................ 15
Document Conventions ................................................. 15
Units of Measure ....................................................... 15
Document History Page ................................................. 16
Sales, Solutions, and Legal Information ...................... 17
Worldwide Sales and Design Support ....................... 17
Products .................................................................... 17
PSoC® Solutions ...................................................... 17
Cypress Developer Community ................................. 17
Technical Support ..................................................... 17
Document Number: 001-12565 Rev. *G
Page 2 of 17
CY25402/CY25422/CY25482
Device Selector Guide
Device
CY25402
CY25482
CY25422
Crystal Input
Yes
No
Yes
EXCKLKIN Input
1.8 V LVCMOS
2.5 V, 3.0 V, 3.3 V LVCMOS
1.8 V LVCMOS
V
DD
2.5 V, 3.0 V, 3.3 V
2.5 V, 3.0 V, 3.3 V
1.8 V
Pin Configuration
Figure 1. 8-pin SOIC pinout
CY25402
XIN/
EXCLKIN
V
DD
CLK1
REFOUT/
FS0
1
2
3
4
CY25402
8
7
6
5
XOUT
GND
CLK2/SSON
PD#/OE/FS1
Pin Definitions
CY25402 (2.5 V, 3.0 V, or 3.3 V Supply)
Pin Number
1
2
3
4
5
6
7
8
Name
XIN/EXCLKIN
V
DD
CLK1
PD#/OE/FS1
CLK2/SSON
GND
XOUT
I/O
Input
Power
Output
Input
Power supply: 2.5 V, 3.0 V, or 3.3 V
Programmable clock output with spread spectrum
Multifunction programmable pin: Power-down, output enable or Frequency select pin
Description
Crystal input or 1.8 V External clock input
REFOUT/FS0 Output/Input Multifunction programmable pin: Reference clock output or frequency select pin
Output/Input Multifunction programmable pin: Programmable clock output with spread spectrum
or Spread spectrum ON/OFF control pin
Power
Output
Power supply ground
Crystal output
Document Number: 001-12565 Rev. *G
Page 3 of 17
CY25402/CY25422/CY25482
Pin Configuration
Figure 2. 8-pin SOIC pinout
CY25422
XIN/
EXCLKIN
V
DD
CLK1
REFOUT/
FS0
1
2
3
4
CY25422
8
7
6
5
XOUT
GND
CLK2/SSON
PD#/OE/FS1
Pin Definitions
CY25422 (1.8 V Supply)
Pin Number
1
2
3
4
5
6
7
8
Name
XIN/EXCLKIN
V
DD
CLK1
PD#/OE/FS1
CLK2/SSON
GND
XOUT
I/O
Input
Power
Output
Input
Power supply: 1.8 V
Programmable clock output with spread spectrum
Multifunction programmable pin: power-down, output enable or frequency select pin
Description
Crystal input or 1.8 V external clock input
REFOUT/FS0 Output/Input Multifunction programmable pin: reference clock output or frequency select pin
Output/Input Multifunction programmable pin: programmable clock output with spread spectrum
or spread spectrum ON/OFF control pin
Power
Output
Power supply ground
Crystal output
Document Number: 001-12565 Rev. *G
Page 4 of 17
CY25402/CY25422/CY25482
Pin Configuration
Figure 3. 8-pin SOIC pinout
CY25482
EXCLKIN
V
DD
CLK1
REFOUT/
FS0
1
2
3
4
CY25482
8
7
6
5
DNU
GND
CLK2/SSON
PD#/OE/FS1
Pin Definitions
CY25482 (2.5 V, 3.0 V, or 3.3 V Supply)
Pin Number
1
2
3
4
5
6
7
8
Name
EXCLKIN
V
DD
CLK1
PD#/OE/FS1
CLK2/SSON
GND
DNU
I/O
Input
Power
Output
Input
Description
2.5 V, 3.0 V, or 3.3 V external clock input
Power Supply: 2.5 V, 3.0 V, or 3.3 V
Programmable clock output with spread spectrum
Multifunction programmable pin: Power-down, output enable or frequency select pin
REFOUT/FS0 Output/Input Multifunction programmable pin: Reference clock output or frequency select pin
Output/Input Multifunction Programmable pin: Programmable clock output with spread spectrum
or spread spectrum ON/OFF control pin
Power
Output
Power supply ground
Do not use this pin
Document Number: 001-12565 Rev. *G
Page 5 of 17
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
