CY7C199D
256-Kbit (32K × 8) Static RAM
256-Kbit (32K × 8) Static RAM
Features
■
Functional Description
The CY7C199D is a high performance CMOS static RAM
organized as 32,768 words by 8-bits. Easy memory expansion is
provided by an active LOW chip enable (CE), an active LOW
output enable (OE) and tri-state drivers. This device has an
automatic power-down feature, reducing the power consumption
when deselected. The input and output pins (I/O
0
through I/O
7
)
are placed in a high impedance state when the device is
deselected (CE HIGH), the outputs are disabled (OE HIGH), or
during a write operation (CE LOW and WE LOW).
Write to the device by taking chip enable (CE) and write enable
(WE) inputs LOW. Data on the eight I/O pins (I/O
0
through I/O
7
)
is then written into the location specified on the address pins (A
0
through A
14
).
Read from the device by taking chip enable (CE) and output
enable (OE) LOW while forcing write enable (WE) HIGH. Under
these conditions, the contents of the memory location specified
by the address pins appears on the I/O pins.
The CY7C199D device is suitable for interfacing with processors
that have TTL I/P levels. It is not suitable for processors that
require CMOS I/P levels. Please see
Electrical Characteristics
on page 4
for more details and suggested alternatives.
For a complete list of related documentation,
click here.
Temperature range
❐
–40 °C to 85 °C
Pin and function compatible with CY7C199C
High speed
❐
t
AA
= 10 ns
Low active power
❐
I
CC
= 80 mA at 10 ns
Low CMOS standby power
❐
I
SB2
= 3 mA
2.0 V data retention
Automatic power-down when deselected
Complementary metal oxide semiconductor (CMOS) for
optimum speed/power
Transistor-transistor logic (TTL) compatible inputs and outputs
Easy memory expansion with CE and OE features
Available in Pb-free 28-pin 300-Mil-wide molded small outline
J-lead package (SOJ) and 28-pin thin small outline package
(TSOP) I packages
■
■
■
■
■
■
■
■
■
■
Logic Block Diagram
I/O
0
I/O
1
I/O
2
I/O
3
I/O
4
I/O
5
I/O
6
I/O
7
Cypress Semiconductor Corporation
Document Number: 38-05471 Rev. *M
•
198 Champion Court
•
San Jose
,
CA 95134-1709
•
408-943-2600
Revised May 4, 2017
CY7C199D
Contents
Pin Configurations ........................................................... 3
Selection Guide ................................................................ 3
Maximum Ratings ............................................................. 4
Operating Range ............................................................... 4
Electrical Characteristics ................................................. 4
Capacitance ...................................................................... 5
Thermal Resistance .......................................................... 5
AC Test Loads and Waveforms ....................................... 5
Data Retention Characteristics ....................................... 6
Data Retention Waveform ................................................ 6
Switching Characteristics ................................................ 7
Switching Waveforms ...................................................... 8
Truth Table ...................................................................... 10
Ordering Information ...................................................... 10
Ordering Code Definitions ......................................... 10
Package Diagrams .......................................................... 11
Acronyms ........................................................................ 13
Document Conventions ................................................. 13
Units of Measure ....................................................... 13
Document History Page ................................................. 14
Sales, Solutions, and Legal Information ...................... 16
Worldwide Sales and Design Support ....................... 16
Products .................................................................... 16
PSoC® Solutions ...................................................... 16
Cypress Developer Community ................................. 16
Technical Support ..................................................... 16
Document Number: 38-05471 Rev. *M
Page 2 of 16
CY7C199D
Pin Configurations
Figure 1. 28-pin SOJ pinout (Top View)
Figure 2. 28-pin TSOP I pinout (Top View)
OE
A
1
A
2
A
3
A
4
WE
V
CC
A
5
A
6
A
7
A
8
A
9
A
10
A
11
22
23
24
25
26
27
28
1
2
3
4
5
6
7
21
20
19
18
17
16
15
14
13
12
11
10
9
8
A
0
CE
I/O
7
I/O
6
I/O
5
I/O
4
I/O
3
GND
I/O
2
I/O
1
I/O
0
A
14
A
13
A
12
A
5
A
6
A
7
A
8
A
9
A
10
A
11
A
12
A
13
A
14
I/O
0
I/O
1
I/O
2
GND
1
2
3
4
5
6
7
8
9
10
11
12
13
14
28
27
26
25
24
23
22
21
20
19
18
17
16
15
V
CC
WE
A
4
A
3
A
2
A
1
OE
A
0
CE
I/O
7
I/O
6
I/O
5
I/O
4
I/O
3
TSOP I
Top View
(not to scale)
Selection Guide
Description
Maximum access time
Maximum operating current
Maximum CMOS standby current
-10 (Industrial)
10
80
3
Unit
ns
mA
mA
Document Number: 38-05471 Rev. *M
Page 3 of 16
CY7C199D
Maximum Ratings
Exceeding the maximum ratings may impair the useful life of the
device. These user guidelines are not tested.
Storage temperature ................................ –65
C
to +150
C
Ambient temperature
with power applied ................................... –55
C
to +125
C
Supply voltage
on V
CC
to relative GND
[1]
...........................–0.5 V to +6.0 V
DC voltage applied to outputs
in high Z State
[1]
................................ –0.5 V to V
CC
+ 0.5 V
DC input voltage
[1]
............................. –0.5 V to V
CC
+ 0.5 V
Output current into outputs (LOW) ............................. 20 mA
Static discharge voltage
(per MIL-STD-883, method 3015) ........................ > 2,001 V
Latch-up current ................................................... > 140 mA
Operating Range
Range
Industrial
Ambient Temperature
–40
C
to +85
C
V
CC
5 V
0.5 V
Speed
10 ns
Electrical Characteristics
Over the operating range
Parameter
V
OH
V
OL
V
IH
V
IL
I
IX
I
OZ
I
CC
Description
Output HIGH voltage
Output LOW voltage
Input HIGH voltage
[1]
Input LOW voltage
[1]
Input leakage current
Output leakage current
V
CC
operating supply current
GND < V
I
< V
CC
GND < V
O
< V
CC
, output disabled
V
CC
= V
CC(max)
, I
OUT
= 0 mA,
f = f
max
= 1/t
RC
100 MHz
83 MHz
66 MHz
40 MHz
I
SB1
I
SB2
Automatic CE power-down
current – TTL Inputs
Automatic CE power-down
current – CMOS Inputs
V
CC
= V
CC(max)
, CE > V
IH
,
V
IN
> V
IH
or V
IN
< V
IL
, f = f
max
V
CC
= V
CC(max)
, CE > V
CC
– 0.3 V,
V
IN
> V
CC
– 0.3 V or V
IN
< 0.3 V, f = 0
I
OH
= –4.0 mA
I
OH
= –0.1mA
I
OL
= 8.0 mA
Test Conditions
CY7C199D-10
Min
2.4
–
–
2.2
–0.5
–1
–1
–
–
–
–
–
–
Max
–
3.4
[2]
0.4
V
CC
+ 0.5
0.8
+1
+1
80
72
58
37
10
3
V
V
V
µA
µA
mA
mA
mA
mA
mA
mA
Unit
V
Note
1. V
IL(min)
= –2.0 V and V
IH(max)
= V
CC
+ 1 V for pulse durations of less than 5 ns.
2. Please note that the maximum V
OH
limit does not exceed minimum CMOS V
IH
of 3.5 V. If you are interfacing this SRAM with 5 V legacy processors that require a
minimum V
IH
of 3.5 V, please refer to Application Note
AN6081
for technical details and options you may consider.
Document Number: 38-05471 Rev. *M
Page 4 of 16
CY7C199D
Capacitance
Parameter
[3]
C
IN
C
OUT
Description
Input capacitance
Output capacitance
Test Conditions
T
A
= 25
C,
f = 1 MHz, V
CC
= 5.0 V
Max
8
8
Unit
pF
pF
Thermal Resistance
Parameter
[3]
JA
JC
Description
Thermal resistance
(junction to ambient)
Thermal resistance
(junction to case)
Test Conditions
Still air, soldered on a 3 × 4.5 inch,
four-layer printed circuit board
28-pin SOJ
59.16
40.84
28-pin TSOP I Unit
54.65
21.49
C/W
C/W
AC Test Loads and Waveforms
Figure 3. AC Test Loads and Waveforms
[4]
Z = 50
OUTPUT
50
* CAPACITIVE LOAD CONSISTS
OF ALL COMPONENTS OF THE
TEST ENVIRONMENT
1.5 V
Rise Time:
3
ns
ALL INPUT PULSES
3.0 V
30pF*
GND
10%
90%
90%
10%
(a)
High Z characteristics:
5V
OUTPUT
5 pF
INCLUDING
JIG AND SCOPE
R2
255
(b)
Fall Time:
3
ns
R1 480
(c)
Notes
3. Tested initially and after any design or process changes that may affect these parameters.
4. AC characteristics (except high Z) are tested using the load conditions shown in
Figure 3
(a). High Z characteristics are tested for all speeds using the test load
shown in
Figure 3
(c).
Document Number: 38-05471 Rev. *M
Page 5 of 16
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
