NCV890201GEVB
NCV890201 Automotive
Grade High-Frequency
Buck Regulator Evaluation
Board User's Manual
Description
http://onsemi.com
The NCV890201 demonstration board provides a convenient way to
evaluate a high-frequency buck converter design. No additional
components are required, other than dc supplies for the input and
enable voltages. An external clock can be used to synchronize the
switching frequency; and the board also provides a synchronization
output, enabling it to be used as a master. It is configured for a 3.3 V
output with a 2 MHz switching frequency and a 2.0 A maximum
output current, over the typical 4.5 V to 18 V automotive input voltage
range. In addition, the board regulates up to 36 V thanks to switching
frequency foldback.
Key Features
EVAL BOARD USER’S MANUAL
•
•
•
•
•
•
•
•
3.3 V Output Voltage
2 MHz Switching Frequency
2.0 A Current Limit
Wide Input Voltage of 4.5 V to 36 V
Regulates through Load Dump Conditions
External Clock Synchronization up to 2.5 MHz
Synchronization Output
Automotive Grade
Figure 1. NCV890201GEVB Board Picture
©
Semiconductor Components Industries, LLC, 2011
December, 2011
−
Rev. P1
1
Publication Order Number:
EVBUM2050/D
NCV890201GEVB
Table 1. DEMONSTRATION BOARD TERMINALS
Terminal
VIN
GND
VOUT
EN
SYNCI
SYNCO
Positive dc input voltage
Common dc return
Regulated dc output voltage
Enable input
Input for external clock synchronization
Output for synchronizing other boards
Function
Table 2. ABSOLUTE MAXIMUM RATINGS
(Voltages are with respect to GND)
Rating
Dc supply voltage (VIN, EN)
Dc supply voltage (SYNCI)
Junction Temperature (NCV890201)
Ambient temperature (Demo Board)
Value
-0.3 to 36 V
-0.3 to 6 V
-40 to 150
-40 to 85
Units
V
V
°C
°C
Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation
above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended
Operating Conditions may affect device reliability.
Table 3. ELECTRICAL CHARACTERISTICS
(T
A
= 25°C, 4.5 V
≤
V
IN
≤
40 V, V
EN
= 2 V, V
OUT
= 3.3 V, 0
≤
I
OUT
≤
2.0 A, unless otherwise specified)
Characteristics
Regulation
Output Voltage
Voltage Accuracy
Line Regulation
Load Regulation
Switching
Switching Frequency
Soft-start Time
SYNCI Frequency range
Current Limit
Average Current Limit
Cycle-by-cycle Current Limit
Protections
Input Undervoltage Lockout (UVLO)
Thermal Shutdown
V
IN
decreasing
T
A
increasing
4.2
170
V
°C
V
IN
= 6 to 18 V
1.8
2.45
A
A
2.0
1.4
1.8 to 2.5
MHz
ms
MHz
I
OUT
= 1.0 A
V
IN
= 13.2 V
3.30
4
0.12
0.03
V
%
%
%
Conditions
Typical Value
Units
http://onsemi.com
2
NCV890201GEVB
Figure 2. NCV890201GEVB Board Schematic
Operational Guidelines
1. Connect a dc input voltage, within the 4.5 V to 36 V range, between VIN and GND
2. Connect a load between VOUT and GND
3. Connect a dc enable voltage, within the 4.5 V to 36 V range, between EN and GND
4. Optionally, for external clock synchronization, connect a pulse source between SYNCI and GND. The high state level
should be within the 2 to 6 V range, and the low state level within the -0.3 V to 0.8 V range, with a minimum pulse
width of 40 ns and a frequency within the 1.8 to 2.5 MHz range.
I
OUT
V
IN
Z
OUT
V
SYNCI
V
EN
Figure 3. NCV890201GEVB Board Connections
http://onsemi.com
3
NCV890201GEVB
TYPICAL PERFORMANCE
Efficiency
Figure 4. Efficiency at 2 MHz for a 3.3 V output
Start−up
Figure 5. Typical start−up with V
IN
= 13.2 V,
V
OUT
= 3.3 V and I
OUT
= 0.2 A
Figure 6. Typical start−up with V
IN
= 13.2 V,
V
OUT
= 3.3 V and I
OUT
= 1.8 A
http://onsemi.com
4
NCV890201GEVB
Load Transients
Figure 7. Load transient 0.1 A to 2.0 A,
with V
OUT
= 3.3 V and V
IN
= 13.2 V
Figure 8. Load transient 0.2 A to 2.0 A,
with V
OUT
= 3.3 V and V
IN
= 13.2 V
Figure 9. Load transient 2.0 A to 0.2 A,
with V
OUT
= 3.3 V and V
IN
= 13.2 V
http://onsemi.com
5
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
