电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

MGA-83563-BLKG

产品描述Headers u0026 Wire Housings 2MM R/A PIN HDR 5P SMT TIN
产品类别无线/射频/通信    射频和微波   
文件大小288KB,共22页
制造商Broadcom(博通)
标准
下载文档 详细参数 全文预览

MGA-83563-BLKG在线购买

供应商 器件名称 价格 最低购买 库存  
MGA-83563-BLKG - - 点击查看 点击购买

MGA-83563-BLKG概述

Headers u0026 Wire Housings 2MM R/A PIN HDR 5P SMT TIN

MGA-83563-BLKG规格参数

参数名称属性值
是否Rohs认证符合
厂商名称Broadcom(博通)
包装说明TSSOP6,.08
Reach Compliance Codecompliant
ECCN代码5A991.G
Samacsys DescriptionAvago Technologies MGA-83563-BLKG, RF Amplifier
特性阻抗50 Ω
构造COMPONENT
增益17 dB
最大输入功率 (CW)13 dBm
JESD-609代码e3
安装特点SURFACE MOUNT
功能数量1
端子数量6
最大工作频率6000 MHz
最小工作频率500 MHz
封装主体材料PLASTIC/EPOXY
封装等效代码TSSOP6,.08
电源3 V
射频/微波设备类型WIDE BAND LOW POWER
最大压摆率200 mA
表面贴装YES
技术GAAS
端子面层Matte Tin (Sn)
最大电压驻波比4.5

文档预览

下载PDF文档
MGA-83563
+22 dBm P
SAT
3V Power Amplifier
for 0.5 – 6 GHz Applications
Data Sheet
Description
Avago’s MGA-83563 is an easy-to-use GaAs RFIC amplifier
that offers excellent power output and efficiency. This
part is targeted for 3V applications where constant-en-
velope modulation is used. The output of the amplifier is
matched internally to 50Ω. However, an external match
can be added for maximum efficiency and power out
(PAE = 37%, P
o
= 22 dBm). The input is easily matched
to 50 Ω.
Due to the high power output of this device, it is recom-
mended for use under a specific set of operating condi-
tions. The thermal sections of the Applications Informa-
tion explain this in detail.
The circuit uses state-of-the-art PHEMT technology with
proven reliability. On-chip bias circuitry allows operation
from single supply voltage.
Features
x
Lead-free Option Available
x
+22 dBm P
SAT
at 2.4 GHz, 3.0 V
+23 dBm P
SAT
at 2.4 GHz, 3.6V
x
22 dB Small Signal Gain at 2.4 GHz
x
Wide Frequency Range 0.5 to 6 GHz
x
Single 3V Supply
x
37% Power Added Efficiency
x
Ultra Miniature Package
Applications
x
Amplifier for Driver and Output Applications
Surface Mount Package
SOT-363 (SC-70)
Equivalent Circuit
(Simplified)
V
d1
OUTPUT
and V
d2
INPUT
BIAS
Pin Connections and Package Marking
BIAS
GROUND
V
d1
GND
INPUT
1
2
3
6
5
4
OUTPUT
and V
d2
GND
GND
Note:
Package marking provides orientation and identification;
“x” is date code.
83x
Attention: Observe precautions for
handling electrostatic sensitive devices.
ESD Human Body Model (Class 0)
Refer to Avago Application Note A004R:
Electrostatic Discharge Damage and Control.

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 675  1475  830  232  1103  9  6  20  24  3 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved