Important notice
Dear Customer,
On 7 February 2017 the former NXP Standard Product business became a new company with the
tradename
Nexperia.
Nexperia is an industry leading supplier of Discrete, Logic and PowerMOS
semiconductors with its focus on the automotive, industrial, computing, consumer and wearable
application markets
In data sheets and application notes which still contain NXP or Philips Semiconductors references, use
the references to Nexperia, as shown below.
Instead of http://www.nxp.com, http://www.philips.com/ or http://www.semiconductors.philips.com/,
use
http://www.nexperia.com
Instead of sales.addresses@www.nxp.com or sales.addresses@www.semiconductors.philips.com, use
salesaddresses@nexperia.com
(email)
Replace the copyright notice at the bottom of each page or elsewhere in the document, depending on
the version, as shown below:
- © NXP N.V. (year). All rights reserved or © Koninklijke Philips Electronics N.V. (year). All rights
reserved
Should be replaced with:
-
© Nexperia B.V. (year). All rights reserved.
If you have any questions related to the data sheet, please contact our nearest sales office via e-mail
or telephone (details via
salesaddresses@nexperia.com).
Thank you for your cooperation and
understanding,
Kind regards,
Team Nexperia
74ALVT16501
18-bit universal bus transceiver; 3-state
Rev. 04 — 8 August 2005
Product data sheet
1. General description
The 74ALVT16501 is a high-performance Bipolar Complementary Metal Oxide
Semiconductor (BiCMOS) product designed for V
CC
operation at 2.5 V and 3.3 V with
I/O compatibility up to 5 V. This device is an 18-bit universal transceiver featuring
non-inverting 3-state bus compatible outputs in both send and receive directions.
Data flow in each direction is controlled by output enable (OEAB and OEBA), latch enable
(LEAB and LEBA), and clock (CPAB and CPBA) inputs.
For A-to-B data flow, the device operates in the transparent mode when LEAB is HIGH.
When LEAB is LOW, the A-bus data is latched if CPAB is held at a HIGH or LOW level.
If LEAB is LOW, the A-bus data is stored in the latch/flip-flop on the LOW-to-HIGH
transition of CPAB. When OEAB is HIGH, the outputs are active. When OEAB is LOW, the
outputs are in the high-impedance state.
Active bus hold circuitry is provided to hold unused or floating data inputs at a valid logic
level.
Data flow for B-to-A is similar to that of A-to-B but uses OEBA, LEBA and CPBA. The
output enables are complimentary (OEAB is active HIGH and OEBA is active LOW).
2. Features
s
s
s
s
s
s
s
s
s
s
s
s
s
18-bit bidirectional bus interface
5 V I/O compatible
3-state buffers
Output capability: +64 mA to
−32
mA
TTL and LVTTL input and output switching levels
Bus hold data inputs eliminate the need for external pull-up resistors to hold unused
inputs
Live insertion and extraction permitted
Power-up reset
Power-up 3-state
No bus current loading when output is tied to 5 V bus
Positive-edge triggered clock inputs
Latch-up protection:
x
JESD78: exceeds 500 mA
ESD protection:
x
MIL STD 883, method 3015: exceeds 2000 V
x
Machine model: exceeds 400 V
Philips Semiconductors
74ALVT16501
18-bit universal bus transceiver; 3-state
3. Quick reference data
Table 1:
Quick reference data
GND = 0 V; T
amb
= 25
°
C.
Symbol Parameter
V
CC
= 2.5 V
t
PLH
t
PHL
C
i
C
io
I
CC
t
PLH
t
PHL
C
i
C
io
I
CC
propagation delay An to Bn or
Bn to An
propagation delay An to Bn or
Bn to An
input/output capacitance of
I/O pins
quiescent supply current
propagation delay An to Bn or
Bn to An
propagation delay An to Bn or
Bn to An
input/output capacitance of
I/O pins
quiescent supply current
C
L
= 30 pF
C
L
= 30 pF
-
-
-
-
-
-
-
-
-
-
2.0
2.1
4
8
40
1.8
1.9
4
8
60
-
-
-
-
-
-
-
-
-
-
ns
ns
pF
pF
µA
ns
ns
pF
pF
µA
Conditions
Min
Typ
Max
Unit
input capacitance of control pins V
I
= 0 V or V
CC
V
I/O
= 0 V or V
CC
outputs disabled
C
L
= 50 pF
C
L
= 50 pF
V
CC
= 3.3 V
input capacitance of control pins V
I
= 0 V or V
CC
V
I/O
= 0 V or V
CC
outputs disabled
4. Ordering information
Table 2:
Ordering information
Package
Temperature range Name
74ALVT16501DL
−40 °C
to +85
°C
SSOP56
TSSOP56
Description
plastic shrink small outline package; 56 leads;
body width 7.5 mm
plastic thin shrink small outline package; 56 leads;
body width 6.1 mm
Version
SOT371-1
SOT364-1
Type number
74ALVT16501DGG
−40 °C
to +85
°C
74ALVT16501_4
© Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 04 — 8 August 2005
2 of 20
Philips Semiconductors
74ALVT16501
18-bit universal bus transceiver; 3-state
5. Functional diagram
1
OEAB
55
CPAB
2
LEAB
30 28 27 55 2
LEBA
OEBA
LEAB
CPBA
CPAB
1
OEAB
27
OEBA
30
CPBA
28
LEBA
54
52
51
49
48
47
45
44
43
42
41
40
38
37
36
34
33
31
B0
B1
B2
B3
B4
B5
B6
B7
B8
B9
B10
B11
B12
B13
B14
B15
B16
B17
A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10
A11
A12
A13
A14
A15
A16
A17
3
5
6
8
9
10
12
13
14
15
16
17
19
20
21
23
24
26
EN1
2C3
C3
G2
EN4
5C6
C6
G5
3D
4
1
1
1
6D
54
52
51
49
48
47
45
44
43
42
41
40
38
37
36
34
33
31
B0
B1
B2
B3
B4
B5
B6
B7
B8
B9
B10
B11
B12
B13
B14
B15
B16
B17
A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10
A11
A12
A13
A14
A15
A16
A17
3
5
6
8
9
10
12
13
14
15
16
17
19
20
21
23
24
26
001aad339
001aad338
Fig 1. Logic symbol
Fig 2. IEC logic symbol
74ALVT16501_4
© Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 04 — 8 August 2005
3 of 20
Philips Semiconductors
74ALVT16501
18-bit universal bus transceiver; 3-state
OEAB
LEBA
1
28
CPBA
30
CPAB
55
2
LEAB
OEBA
27
C1
ID
C1
ID
1 of 18 channels
A0
3
C1
ID
C1
ID
54
B0
to 17 other channels
001aad340
Fig 3. Logic diagram
74ALVT16501_4
© Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 04 — 8 August 2005
4 of 20
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
