电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

LNBP8LIT

产品描述Power Management Specialized - PMIC 18 V 500 mA
产品类别电源/电源管理    电源电路   
文件大小390KB,共21页
制造商ST(意法半导体)
官网地址http://www.st.com/
标准
下载文档 详细参数 全文预览

LNBP8LIT在线购买

供应商 器件名称 价格 最低购买 库存  
LNBP8LIT - - 点击查看 点击购买

LNBP8LIT概述

Power Management Specialized - PMIC 18 V 500 mA

LNBP8LIT规格参数

参数名称属性值
是否无铅不含铅
是否Rohs认证符合
厂商名称ST(意法半导体)
零件包装代码SIP
包装说明ROHS COMPLIANT, IPPAK-5
针数5
Reach Compliance Codecompliant
ECCN代码EAR99
模拟集成电路 - 其他类型SWITCHING REGULATOR
最大输入电压25 V
最小输入电压15 V
标称输入电压16 V
JESD-30 代码R-PSIP-T5
长度6.5 mm
功能数量1
端子数量5
最高工作温度125 °C
最低工作温度
最大输出电流0.85 A
标称输出电压19 V
封装主体材料PLASTIC/EPOXY
封装代码SIP
封装等效代码SIP5,.04,50TB
封装形状RECTANGULAR
封装形式IN-LINE
峰值回流温度(摄氏度)NOT SPECIFIED
电源16,23 V
认证状态Not Qualified
座面最大高度7.4 mm
最大供电电流 (Isup)6.3 mA
表面贴装NO
最大切换频率24 kHz
技术BIPOLAR
温度等级OTHER
端子形式THROUGH-HOLE
端子节距1.27 mm
端子位置SINGLE
处于峰值回流温度下的最长时间NOT SPECIFIED
宽度2.3 mm

文档预览

下载PDF文档
LNBP8L - LNBP9L
LNBP10L - LNBP11L
LNB supply and control voltage regulator
Preliminary data
Features
Simplest integrated solution for LNB remote
supply and control
500 mA guaranteed output current
Dual input supply for reducing power
dissipation (DFN package)
3-state function to enable/disable and select
the output voltage level through a single pin
Fast oscillator startup for DiSEq™ encoding
(LNBP9L/11L versions)
External 22 kHz modulation input pin
(LNBP8L/10L versions)
Cable length compensation, LLC pin
(LNBP10L, LNBP11L versions)
Short-circuit and over-temperature protection
LNB overload and short-circuit dynamic
protection (LNBP10L, LNBP11L versions)
Available in DFN8 (5 x 6 mm) and IPPAK
packages
IPPAK
DFN8 (5 x 6 mm)
supplied at 22 V (min.). Additionally, the
LNBP10L/11L versions have the LLC pin to
increment the selected output voltage value by 1
V (typ.) to compensate for the excess voltage
drop along the coaxial cable (LLC pin HIGH).
An analog 22 kHz modulation input pin (EXTM) is
available in the LNBP8L and LNBP10L versions.
An appropriate DC blocking capacitor must be
used to couple the modulating signal source to
the EXTM pin. The LNBP10L/11L versions are
also equipped with over-current dynamic
protection: as soon as an overload is detected the
output is shut down for the time T
OFF,
which is
determined by the capacitor connected between
the CEXT pin and GND. After the time has
elapsed, the output is resumed for a time T
ON
=
(1/12)*T
OFF
(typ.). If the overload is still present,
the protection circuit will cycle again through T
OFF
and T
ON
until the overload is removed. A typical
T
ON
+T
OFF
value is 1100 ms when a 4.7 µF
external capacitor is used on the C
EXT
. This
dynamic operation can greatly reduce the power
dissipation in short-circuit condition, while
ensuring excellent power-on startup even with
highly capacitive loads on the LNB outputs.
The device is packaged in the IPPAK for through-
hole mounting and in the DFN8 5x6 for surface
mounting. Both package solutions are offered in
two versions: with ten pins (LNBP9L/11L) to use
with the integrated 22 kHz tone generator, or with
the EXTM pin (LNBP8L/10L) to use external 22
kHz sources. All versions have built-in thermal
protection to prevent overheating damage.
Rev 1
1/21
www.st.com
21
Description
Intended for analog and digital satellite receivers,
the LNBP is a monolithic linear voltage regulator,
assembled in the DFN8 5x6 and IPPAK packages,
specifically designed to provide the powering
voltages and the interfacing signals to the LNB
down-converter. The regulator output can be logic
controlled for 13 V or 18 V (typ.) by means of the
EN/VSEL 3-state pin for remotely controlling the
LNB. When the IC is powered and put in standby
(EN/VSEL pin at high impedance), the regulator
output is disabled. In order to reduce power
dissipation, the LNBP10L/11L versions (on DFN
package) feature 2 supply inputs: V
CC1
and V
CC2
.
These pins must be powered, respectively, at 15
V (min.) and 22 V (min.), and an internal switch
will automatically select the appropriate supply
voltage according to the selected output voltage.
The LNBP8L/9L versions (in the IPPAK package)
have only one supply input pin, which must be
November 2008
This is preliminary information on a new product in development or undergoing evaluation. Details are subject to change
without notice.

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1262  113  892  2501  2164  21  33  16  38  22 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved