电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

7016L25J8

产品描述SRAM 8KX8 DUAL PORT BUSY/INT
产品类别存储   
文件大小353KB,共21页
制造商IDT(艾迪悌)
官网地址http://www.idt.com/
下载文档 详细参数 全文预览

7016L25J8在线购买

供应商 器件名称 价格 最低购买 库存  
7016L25J8 - - 点击查看 点击购买

7016L25J8概述

SRAM 8KX8 DUAL PORT BUSY/INT

7016L25J8规格参数

参数名称属性值
产品种类
Product Category
SRAM
制造商
Manufacturer
IDT(艾迪悌)
RoHSNo
Memory Size144 kbit
Organization16 k x 9
Access Time25 ns
接口类型
Interface Type
Parallel
电源电压-最大
Supply Voltage - Max
5.5 V
电源电压-最小
Supply Voltage - Min
4.5 V
最小工作温度
Minimum Operating Temperature
0 C
最大工作温度
Maximum Operating Temperature
+ 70 C
安装风格
Mounting Style
SMD/SMT
封装 / 箱体
Package / Case
PLCC-68
系列
Packaging
Reel
高度
Height
3.63 mm
长度
Length
24 mm
Memory TypeSDR
Moisture SensitiveYes
工厂包装数量
Factory Pack Quantity
250
类型
Type
Asynchronous
宽度
Width
24 mm
单位重量
Unit Weight
0.171777 oz

文档预览

下载PDF文档
HIGH-SPEED
16K X 9 DUAL-PORT
STATIC RAM
Features
IDT7016S/L
True Dual-Ported memory cells which allow simulta-
neous reads of the same memory location
High-speed access
– Commercial:12/15/20/25/35ns (max.)
– Industrial: 20ns (max.)
– Military: 20/25/35ns (max.)
Low-power operation
– IDT7016S
Active: 750mW (typ.)
Standby: 5mW (typ.)
– IDT7016L
Active: 750mW (typ.)
Standby: 1mW (typ.)
IDT7016 easily expands data bus width to 18 bits or
more using the Master/Slave select when cascading
more than one device
M/S = V
IH
for
BUSY
output flag on Master
M/S = V
IL
for
BUSY
input on Slave
Busy and Interrupt Flag
On-chip port arbitration logic
Full on-chip hardware support of semaphore signaling
between ports
Fully asynchronous operation from either port
TTL-compatible, single 5V (±10%) power supply
Available in ceramic 68-pin PGA, 68-pin PLCC, and an
80-pin TQFP
Industrial temperature range (–40°C to +85°C) is
available for selected speeds
Green parts available, see ordering information
Functional Block Diagram
OE
L
CE
L
R/W
L
OE
R
CE
R
R/W
R
I/O
0L
- I/O
8L
I/O
Control
BUSY
L
A
13L
A
0L
(1,2)
I/O
0R
-I/O
8R
I/O
Control
BUSY
R
Address
Decoder
14
(1,2)
MEMORY
ARRAY
14
Address
Decoder
A
13R
A
0R
CE
L
OE
L
R/W
L
ARBITRATION
INTERRUPT
SEMAPHORE
LOGIC
CE
R
OE
R
R/W
R
SEM
L
(2)
INT
L
NOTES:
1. In MASTER mode:
BUSY
is an output and is a push-pull driver
In SLAVE mode:
BUSY
is input.
2.
BUSY
outputs and
INT
outputs are non-tri-stated push-pull drivers.
M/S
3190 drw 01
SEM
R
(2)
INT
R
OCTOBER 2014
1
DSC 3190/11
©2014 Integrated Device Technology, Inc.

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 2820  2672  1298  311  2465  9  54  8  33  30 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved