19-1231; Rev 2; 4/11
KIT
ATION
EVALU
BLE
AVAILA
+5V, Low-Power, Multi-Channel,
Serial 8-Bit ADCs
General Description
____________________________Features
♦
4.5V to 5.5V Single Supply
♦
Low Power: 135µA at 50ksps
13µA at 1ksps
♦
8-Channel Single-Ended or 4-Channel Differential
Inputs (MAX1112)
♦
4-Channel Single-Ended or 2-Channel Differential
Inputs (MAX1113)
♦
Internal Track/Hold; 50kHz Sampling Rate
♦
Internal 4.096V Reference
♦
SPI/QSPI/MICROWIRE-Compatible Serial Interface
♦
Software-Configurable Unipolar or Bipolar Inputs
♦
Total Unadjusted Error: ±1 LSB (max)
±0.3 LSB (typ)
Ordering Information continued at end of data sheet.
MAX1112/MAX1113
The MAX1112/MAX1113 low-power, 8-bit, 8-channel
analog-to-digital converters (ADCs) feature an internal
track/hold, voltage reference, clock, and serial inter-
face. They operate from a single 4.5V to 5.5V supply
and consume only 135µA while sampling at rates up to
50ksps. The MAX1112’s 8 analog inputs and the
MAX1113’s 4 analog inputs are software-configurable,
allowing unipolar/bipolar and single-ended/differential
operation.
Successive-approximation conversions are performed
using either the internal clock or an external serial-inter-
face clock. The full-scale analog input range is deter-
mined by the 4.096V internal reference, or by an
externally applied reference ranging from 1V to V
DD
.
The 4-wire serial interface is compatible with the SPI™,
QSPI™, and MICROWIRE™ serial-interface standards.
A serial-strobe output provides the end-of-conversion
signal for interrupt-driven processors.
The MAX1112/MAX1113 have a software-program-
mable, 2µA automatic power-down mode to minimize
power consumption. Using power-down, the supply
current is reduced to 13µA at 1ksps, and only 82µA at
10ksps. Power-down can also be controlled using the
SHDN
input pin. Accessing the serial interface automat-
ically powers up the device.
The MAX1112 is available in a 20-pin SSOP package.
The MAX1113 is available in a small 16-pin QSOP
package.
Functional Diagram
CS
SCLK
DIN
SHDN
CH0
CH1
CH2
CH3
CH4*
CH5*
CH6*
CH7*
COM
REFOUT
REFIN
+4.096V
REFERENCE
INPUT
SHIFT
REGISTER
INT
CLOCK
CONTROL
LOGIC
OUTPUT
SHIFT
REGISTER
ANALOG
INPUT
MUX
T/H
CLOCK
IN
8-BIT
SAR ADC
OUT
REF
DOUT
SSTRB
________________________Applications
Portable Data Logging
Hand-Held Measurement Devices
Medical Instruments
System Diagnostics
Solar-Powered Remote Systems
4mA to 20mA-Powered Remote
Data-Acquisition Systems
V
DD
DGND
MAX1112
MAX1113
AGND
Pin Configurations appear at end of data sheet.
*MAX1112 ONLY
SPI and QSPI are trademarks of Motorola, Inc.
MICROWIRE is a trademark of National Semiconductor Corp.
________________________________________________________________
Maxim Integrated Products
1
For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642,
or visit Maxim’s website at www.maxim-ic.com.
+5V, Low-Power, Multi-Channel,
Serial 8-Bit ADCs
MAX1112/MAX1113
ABSOLUTE MAXIMUM RATINGS
V
DD
to AGND............................................................-0.3V to +6V
AGND to DGND.....................................................-0.3V to +0.3V
CH0–CH7, COM, REFIN,
REFOUT to AGND ...................................-0.3V to (V
DD
+ 0.3V)
Digital Inputs to DGND.............................................-0.3V to +6V
Digital Outputs to DGND ............................-0.3V to (V
DD
+ 0.3V)
Continuous Power Dissipation (T
A
= +70°C)
QSOP (derate 8.30mW/°C above +70°C) .....................667mW
SSOP (derate 8.00mW/°C above +70°C) .....................640mW
Operating Temperature Ranges
MAX1112CAP/MAX1113CEE...............................0°C to +70°C
MAX1112EAP/MAX1113EEE ............................-40°C to +85°C
Storage Temperature Range .............................-65°C to +150°C
Lead Temperature (soldering, 10s) .................................+300°C
Soldering Temperature (reflow) .......................................+260°C
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional
operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to
absolute maximum rating conditions for extended periods may affect device reliability.
ELECTRICAL CHARACTERISTICS
(V
DD
= 4.5V to 5.5V; unipolar input mode; V
COM
= 0V; f
SCLK
= 500kHz, external clock (50% duty cycle); 10 clocks/conversion cycle
(50ksps); 1µF capacitor at REFOUT; T
A
= T
MIN
to T
MAX
; unless otherwise noted.)
PARAMETER
DC ACCURACY
Resolution
Relative Accuracy (Note 1)
Differential Nonlinearity
Offset Error
Gain Error (Note 2)
Gain Temperature Coefficient
Total Unadjusted Error
Channel-to-Channel
Offset Matching
DYNAMIC SPECIFICATIONS
(10.034kHz sine-wave input, 4.096V
P-P
, 50ksps, 500kHz external clock)
Signal-to-Noise
and Distortion Ratio
Total Harmonic Distortion
(Up to the 5th Harmonic)
Spurious-Free Dynamic Range
Channel-to-Channel Crosstalk
Small-Signal Bandwidth
Full-Power Bandwidth
SINAD
THD
SFDR
V
CH_
= 4.096V
P-P
, 25kHz (Note 3)
-3dB rolloff
49
-70
68
-75
1.5
800
dB
dB
dB
dB
MHz
kHz
TUE
Internal or external reference
External reference, 4.096V
±0.8
±0.3
±0.1
±1
INL
DNL
No missing codes over temperature
±0.3
8
±0.1
±0.5
±1
±1
±1
Bits
LSB
LSB
LSB
LSB
ppm/°C
LSB
LSB
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
2
_______________________________________________________________________________________
+5V, Low-Power, Multi-Channel,
Serial 8-Bit ADCs
MAX1112/MAX1113
ELECTRICAL CHARACTERISTICS (continued)
(V
DD
= 4.5V to 5.5V; unipolar input mode; V
COM
= 0V; f
SCLK
= 500kHz, external clock (50% duty cycle); 10 clocks/conversion cycle
(50ksps); 1µF capacitor at REFOUT; T
A
= T
MIN
to T
MAX
; unless otherwise noted.)
PARAMETER
CONVERSION RATE
Conversion Time (Note 4)
Track/Hold Acquisition Time
Aperture Delay
Aperture Jitter
Internal Clock Frequency
External Clock-Frequency Range
ANALOG INPUT
Input Voltage Range, Single-
Ended and Differential (Note 6)
Multiplexer Leakage Current
Input Capacitance
INTERNAL REFERENCE
REFOUT Voltage
REFOUT Short-Circuit Current
REFOUT Temperature Coefficient
Load Regulation (Note 7)
Capacitive Bypass at REFOUT
EXTERNAL REFERENCE AT REFIN
Input Voltage Range
Input Current
POWER REQUIREMENTS
Supply Voltage
V
DD
Full-scale input
C
LOAD
= 10pF
Power-down
Power-Supply Rejection
(Note 9)
PSR
Operating mode
Reference disabled
Software
SHDN
at DGND
4.5
135
95
2
3.2
±0.4
10
±4
mV
5.5
250
µA
µA
V
(Note 8)
1
1
V
DD
+
50
20
V
µA
0 to 0.5mA output load
1
3.936
4.096
6
±50
4.5
4.256
V
mA
ppm/°C
mV
µF
Unipolar input, V
COM
= 0V
Bipolar input, V
COM
= V
REFIN
/2
On/off leakage current, V
CH_
= 0V or V
DD
±0.01
18
0
V
REFIN
COM ±
V
REFIN
/2
±1
V
µA
pF
(Note 5)
Used for data transfer only
50
t
CONV
t
ACQ
Internal clock
External clock, 500kHz, 10 clocks/conversion
External clock, 2MHz
20
1
10
< 50
400
500
2
25
55
µs
µs
ns
ps
kHz
kHz
MHz
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
Supply Current
I
DD
V
DD
= 4.5V to 5.5V; external reference,
4.096V; full-scale input
_______________________________________________________________________________________
3
+5V, Low-Power, Multi-Channel,
Serial 8-Bit ADCs
MAX1112/MAX1113
ELECTRICAL CHARACTERISTICS (continued)
(V
DD
= 4.5V to 5.5V; unipolar input mode; V
COM
= 0V; f
SCLK
= 500kHz, external clock (50% duty cycle); 10 clocks/conversion cycle
(50ksps); 1µF capacitor at REFOUT; T
A
= T
MIN
to T
MAX
; unless otherwise noted.)
PARAMETER
DIGITAL INPUTS (DIN, SCLK,
CS)
DIN, SCLK,
CS
Input High Voltage
DIN, SCLK,
CS
Input Low Voltage
DIN, SCLK,
CS
Input Hysteresis
DIN, SCLK,
CS
Input Leakage
DIN, SCLK,
CS
Input Capacitance
SHDN
INPUT
SHDN
Input High Voltage
SHDN
Input Mid-Voltage
SHDN
Voltage, High Impedance
SHDN
Input Low Voltage
SHDN
Input Current
SHDN
Maximum Allowed Leakage
for Mid-Input
DIGITAL OUTPUTS (DOUT, SSTRB)
Output Low Voltage
Output High Voltage
Three-State Leakage Current
Three-State Output Capacitance
V
OL
V
OH
I
L
C
OUT
I
SINK
= 5mA
I
SINK
= 16mA
I
SOURCE
= 0.5mA
CS
= V
DD
CS
= V
DD
(Note 5)
V
DD
- 0.5
±0.01
±10
15
0.4
0.8
V
V
µA
pF
V
SH
V
SM
V
FLT
V
SL
SHDN
= 0V or V
DD
SHDN
= open
V
SHDN
= open
V
DD
- 0.4
1.1
V
DD
/2
0.4
±4
±100
V
DD
- 1.1
V
V
V
V
µA
nA
V
IH
V
IL
V
HYST
I
IN
C
IN
Digital inputs = 0V or V
DD
(Note 5)
0.2
±1
15
3
0.8
V
V
V
µA
pF
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
4
_______________________________________________________________________________________
+5V, Low-Power, Multi-Channel,
Serial 8-Bit ADCs
MAX1112/MAX1113
TIMING CHARACTERISTICS (Figures 8 and 9)
(V
DD
= 4.5V to 5.5V, T
A
= T
MIN
to T
MAX
, unless otherwise noted.)
PARAMETER
Track/Hold Acquisition Time
DIN to SCLK Setup
DIN to SCLK Hold
SCLK Fall to Output Data Valid
CS
Fall to Output Enable
CS
Rise to Output Disable
CS
to SCLK Rise Setup
CS
to SCLK Rise Hold
SCLK Pulse Width High
SCLK Pulse Width Low
SCLK Fall to SSTRB
CS
Fall to SSTRB Output Enable
(Note 5)
CS
Rise to SSTRB Output
Disable (Note 5)
SSTRB Rise to SCLK Rise
(Note 5)
Wakeup Time
Note 1:
Note 2:
Note 3:
Note 4:
Note 5:
Note 6:
Note 7:
Note 8:
Note 9:
Note 10:
SYMBOL
t
ACQ
t
DS
t
DH
t
DO
t
DV
t
TR
t
CSS
t
CSH
t
CH
t
CL
t
SSTRB
t
SDV
t
STR
t
SCK
t
WAKE
C
LOAD
= 100pF
Figure 1, external clock mode only,
C
LOAD
= 100pF
Figure 2, external clock mode only,
C
LOAD
= 100pF
Figure 11, internal clock mode only
External reference
Internal reference (Note 10)
0
20
24
Figure 1, C
LOAD
= 100pF
Figure 1, C
LOAD
= 100pF
Figure 2, C
LOAD
= 100pF
100
0
200
200
240
240
240
CONDITIONS
MIN
1
100
0
20
200
240
240
TYP
MAX
UNITS
µs
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
µs
ms
Relative accuracy is the analog value’s deviation (at any code) from its theoretical value after the full-scale range is calibrated.
V
REFIN
= 4.096V, offset nulled.
On-channel grounded; sine wave applied to all off-channels.
Conversion time is defined as the number of clock cycles multiplied by the clock period; clock has 50% duty cycle.
Guaranteed by design. Not subject to production testing.
Common-mode range for the analog inputs is from AGND to V
DD
.
External load should not change during the conversion for specified accuracy.
External reference at 4.096V, full-scale input, 500kHz external clock.
Measured as
|
V
FS
(4.5V) - V
FS
(5.5V)
|.
1µF at REFOUT; internal reference settling to 0.5 LSB.
_______________________________________________________________________________________
5
模拟与混合信号
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
