74VCX164245 Low Voltage 16-Bit Dual Supply Translating Transceiver with 3-STATE Outputs
March 2000
Revised June 2005
74VCX164245
Low Voltage 16-Bit Dual Supply Translating Transceiver
with 3-STATE Outputs
General Description
The VCX164245 is a dual supply, 16-bit translating trans-
ceiver that is designed for two way asynchronous commu-
nication between busses at different supply voltages by
providing true signal translation. The supply rails consist of
V
CCB
, which is the higher potential rail operating at 2.3V to
3.6V and V
CCA
, which is the lower potential rail operating at
1.65V to 2.7V. (V
CCA
must be less than or equal to V
CCB
for proper device operation.) This dual supply design
allows for translation from 1.8V to 2.5V busses to busses at
a higher potential, up to 3.3V.
The Transmit/Receive (T/R) input determines the direction
of data flow. Transmit (active-HIGH) enables data from A
Ports to B Ports. Receive (active-LOW) enables data from
B Ports to A Ports. The Output Enable (OE) input, when
HIGH, disables both A and B Ports by placing them in a
High-Z condition. The A Port interfaces with the lower volt-
age bus (1.8V
2.5V). The B Port interfaces with the
higher voltage bus (2.7V
3.3V). Also the VCX164245 is
designed so that the control pins (T/R
n
, OE
n
) are supplied
by V
CCB
.
The 74VCX164245 is suitable for mixed voltage applica-
tions such as notebook computers using a 1.8V CPU and
3.3V peripheral components. It is fabricated with an
Advanced CMOS technology to achieve high speed opera-
tion while maintaining low CMOS power dissipation.
Features
s
Bidirectional interface between busses ranging from
1.65V to 3.6V
s
Supports Live Insertion and Withdrawal (Note 1)
s
Static Drive (I
OH
/I
OL
)
r
24 mA @ 3.0V V
CC
r
18 mA @ 2.3V V
CC
r
6 mA @ 1.65V V
CC
s
Uses proprietary noise/EMI reduction circuitry
s
Functionally compatible with 74 series 16245
s
Latchup performance exceeds 300 mA
s
ESD performance:
Human Body Model
!
2000V
Machine model
!
200V
s
Also packaged in plastic Fine-Pitch Ball Grid Array
(FBGA)
Note 1:
To ensure the high impedance state during power up or power
down, OE
n
should be tied to V
CCB
through a pull up resistor. The minimum
value of the resistor is determined by the current sourcing capability of the
driver.
Ordering Code:
Order Number
74VCX164245G
(Note 2)(Note 3)
74VCX164245MTD
(Note 3)
Package Number
BGA54A
MTD48
Package Description
54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide
48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
Note 2:
Ordering Code “G” indicates Trays.
Note 3:
Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.
Logic Diagram
© 2005 Fairchild Semiconductor Corporation
DS500159
www.fairchildsemi.com
74VCX164245
Connection Diagrams
Pin Assignment for TSSOP
Pin Descriptions
Pin Names
OE
n
T/R
n
A
0
–A
15
B
0
–B
15
NC
Description
Output Enable Input (Active LOW)
Transmit/Receive Input
Side A Inputs or 3-STATE Outputs
Side B Inputs or 3-STATE Outputs
No Connect
FBGA Pin Assignments
1
A
B
C
D
E
F
G
H
J
B
0
B
2
B
4
B
6
B
8
B
10
B
12
B
14
B
15
2
NC
B
1
B
3
B
5
B
7
B
9
B
11
B
13
NC
3
T/R
1
NC
V
CCB
GND
GND
GND
V
CCB
NC
T/R
2
4
OE
1
NC
V
CCA
GND
GND
GND
V
CCA
NC
OE
2
5
NC
A
1
A
3
A
5
A
7
A
9
A
11
A
13
NC
6
A
0
A
2
A
4
A
6
A
8
A
10
A
12
A
14
A
15
Truth Tables
Pin Assignment for FBGA
OE
1
L
L
H
Inputs
Outputs
OE
2
L
L
H
(Top Through View)
T/R
2
L
H
X
Bus B
8
–B
15
Data to Bus A
8
–A
15
Bus A
8
–A
15
Data to Bus B
8
–B
15
HIGH-Z State on A
8
–A
15
, B
8
–B
15
Inputs
Outputs
T/R
1
L
H
X
Bus B
0
–B
7
Data to Bus A
0
–A
7
Bus A
0
–A
7
Data to Bus B
0
–B
7
HIGH Z State on A
0
–A
7
, B
0
–B
7
H HIGH Voltage Level
L LOW Voltage Level
X Immaterial (HIGH or LOW, inputs may not float)
Z High Impedance
Translator Power Up Sequence Recommendations
To guard against power up problems, some simple guide-
lines need to be adhered to. The VCX164245 is designed
so that the control pins (T/R
n
, OE
n
) are supplied by V
CCB
.
Therefore the first recommendation is to begin by powering
up the control side of the device, V
CCB
. The OE
n
control
pins should be ramped with or ahead of V
CCB
, this will
guard against bus contentions and oscillations as all A Port
and B Port outputs will be disabled. To ensure the high
impedance state during power up or power down, OE
n
should be tied to V
CCB
through a pull up resistor. The mini-
mum value of the resistor is determined by the current
sourcing capability of the driver. Second, the T/R
n
control
pins should be placed at logic low (0V) level, this will
ensure that the B-side bus pins are configured as inputs to
help guard against bus contention and oscillations. B-side
Data Inputs should be driven to a valid logic level (0V or
V
CCB
), this will prevent excessive current draw and oscilla-
tions. V
CCA
can then be powered up after V
CCB
, but should
never exceed the V
CCB
voltage level. Upon completion of
these steps the device can then be configured for the users
desired operation. Following these steps will help to pre-
vent possible damage to the translator device as well as
other system components.
www.fairchildsemi.com
2
74VCX164245
Logic Diagrams
Please note that these diagrams are provided only for the understanding of logic operations and should not be used to estimate propagation delays.
3
www.fairchildsemi.com
74VCX164245
Absolute Maximum Ratings
(Note 4)
Supply Voltage
V
CCA
V
CCB
DC Input Voltage (V
I
)
DC Output Voltage (V
I/O
)
Outputs 3-STATE
Outputs Active (Note 5)
An
Bn
DC Input Diode Current (I
IK
)
V
I
0V
DC Output Diode Current (I
OK
)
V
O
0V
V
O
!
V
CC
DC Output Source/Sink Current
(I
OH
/I
OL
)
DC V
CC
or Ground Current
Supply Pin (I
CC
or Ground)
Storage Temperature (T
STG
)
Recommended Operating
Conditions
(Note 6)
Power Supply (Note 7)
V
CCA
V
CCB
Input Voltage (V
I
) @ OE, T/R
Input/Output Voltage (V
I/O
)
A
n
0V to V
CCA
0V to V
CCB
2.3V to 2.7V
1.65V to 1.95V
3.0V to 3.6V
2.3V to 2.7V
B
n
Output Current in I
OH
/I
OL
V
CCA
V
CCA
V
CCB
V
CCB
1.65V to 2.7V
2.3V to 3.6V
0V to V
CCB
0.5V to V
CCB
0.5V to 4.6V
0.5V to
4.6V
0.5V to
4.6V
0.5V to V
CCA
0.5V
0.5V to V
CCB
0.5V
50 mA
50 mA
50 mA
r
50 mA
r
100 mA
65
q
C to
150
q
C
Free Air Operating Temperature (T
A
)
Minimum Input Edge Rate (
'
t/
'
V)
V
IN
0.8V to 2.0V, V
CC
3.0V
r
18 mA
r
6 mA
r
24 mA
r
18 mA
40
q
C to
85
q
C
10 ns/V
Note 4:
The “Absolute Maximum Ratings” are those values beyond which
the safety of the device cannot be guaranteed. The device should not be
operated at these limits. The parametric values defined in the Electrical
Characteristics tables are not guaranteed at the absolute maximum ratings.
The “Recommended Operating Conditions” table will define the conditions
for actual device operation.
Note 5:
I
O
Absolute Maximum Rating must be observed.
Note 6:
Unused inputs or I/O pins must be held HIGH or LOW. They may
not float.
Note 7:
Operation requires: V
CCA
d
V
CCB
DC Electrical Characteristics (1.65V
V
CCA
d
1.95V, 2.3V
V
CCB
d
2.7V)
Symbol
V
IHA
V
IHB
V
ILA
V
ILB
V
OHA
V
OHB
V
OLA
V
OLB
Parameter
HIGH Level Input Voltage A
n
B
n
, T/R, OE
LOW Level Input Voltage A
n
B
n
, T/R, OE
HIGH Level Output Voltage
HIGH Level Output Voltage
LOW Level Output Voltage
LOW Level Output Voltage
I
OH
I
OH
I
OH
I
OH
I
OL
I
OL
I
OL
I
OL
I
I
I
OZ
Input Leakage Current @ OE, T/R
3-STATE Output Leakage
Conditions
V
CCA
(V)
1.65
1.95
1.65
1.95
1.6
1.95
1.65
1.95
V
CCB
(V)
2.3
2.7
2.3
2.7
2.3
2.7
2.3
2.7
2.3
2.7
2.3
2.7
2.3
2.7
2.3
2.3
2.7
2.3
2.7
2.3
2.7
2.3
2.3
2.7
2.3
2.7
0
2.3
2.7
2.3
2.7
2.3
2.7
2.3
2.7
V
CCA
0.2
1.25
V
CCB
0.2
1.7
0.2
0.3
0.2
0.6
Min
0.65 x V
CC
1.6
0.35 x V
CC
0.7
Max
Units
V
V
V
V
V
V
V
V
100
P
A
6 mA
100
P
A
18 mA
100
P
A
6 mA
100
P
A
18 mA
1.65
1.95
1.65
1.65
1.95
1.65
1.95
1.65
1.95
1.65
1.65
1.95
1.65
1.95
1.65
1.95
1.65
1.95
0
1.65
1.95
1.65
1.95
1.65
1.95
1.65
1.95
0V
d
V
I
d
3.6V
0V
d
V
O
d
3.6V
OE
V
I
V
CCB
V
IH
or V
IL
r
5.0
r
10
10
20
P
A
P
A
P
A
P
A
P
A
P
A
P
A
I
OFF
I
CCA
/I
CCB
Power OFF Leakage Current
Quiescent Supply Current,
per supply, V
CCA
/ V
CCB
0
d
(V
I
, V
O
)
d
3.6V
A
n
V
CCA
or GND
V
CCB
or GND
B
n
, OE, & T/R
V
CCA
d
A
n
d
3.6V
V
CCB
d
B
n
, OE, T/R
d
3.6V
r
20
750
750
'
I
CC
Increase in I
CC
per Input, B
n
, T/R, OE
Increase in I
CC
per Input, A
n
V
I
V
I
V
CCB
– 0.6V
V
CCA
– 0.6V
www.fairchildsemi.com
4
74VCX164245
DC Electrical Characteristics (1.65V
V
CCA
d
1.95V, 3.0V
V
CCB
d
3.6V)
Symbol
V
IHA
V
IHB
V
ILA
V
ILB
V
OHA
V
OHB
V
OLA
V
OLB
HIGH Level
Input Voltage
LOW Level
Input Voltage
Parameter
A
n
B
n
, T/R, OE
A
n
B
n
, T/R, OE
I
OH
I
OH
HIGH Level Output Voltage
LOW Level Output Voltage
LOW Level Output Voltage
I
OH
I
OH
I
OL
I
OL
I
OL
I
OL
I
I
I
OZ
Input Leakage Current @ OE, T/R
3-STATE Output Leakage
Conditions
V
CCA
(V)
1.65–1.95
1.65–1.95
1.65–1.95
1.65–1.95
V
CCB
(V)
3.0–3.6
3.0–3.6
3.0–3.6
3.0–3.6
3.0–3.6
3.0–3.6
3.0–3.6
3.0
3.0–3.6
3.0–3.6
3.0–3.6
3.0
3.0–3.6
3.0–3.6
0
3.0–3.6
3.0–3.6
3.0–3.6
3.0–3.6
V
CCA
–0.2
1.25
V
CCA
–0.2
2.2
0.2
0.3
0.2
0.55
Min
0.65 x V
CC
2.0
0.35 x V
CC
0.8
Max
Units
V
V
V
V
V
V
V
V
HIGH Level Output Voltage
100
P
A
6 mA
100
P
A
24 mA
100
P
A
6 mA
100
P
A
24 mA
1.65–1.95
1.65
1.65–1.95
1.65–1.95
1.65–1.95
1.65
1.65–1.95
1.65–1.95
1.65–1.95
1.65–1.95
0
1.65–1.95
1.65–1.95
1.65–1.95
1.65–1.95
0V
d
V
I
d
3.6V
0V
d
V
O
d
3.6V
OE*
V
I
V
CCB
V
IH
or V
IL
r
5.0
r
10
10
20
P
A
P
A
P
A
P
A
P
A
P
A
P
A
I
OFF
I
CCA
/I
CCB
Power Off Leakage Current
Quiescent Supply Current,
per supply, V
CCA
/V
CCB
0
d
(V
I
, V
O
)
d
3.6V
A
n
V
CCA
or GND
V
CCB
or GND
B
n
, OE, & T/R
V
CCA
d
A
n
d
3.6V
V
CCB
d
B
n
, OE, T/R
d
3.6V
r
20
750
750
'
I
CC
Increase in I
CC
per Input, B
n
, T/R, OE
Increase in I
CC
per Input, A
n
V
I
V
I
V
CCB
0.6V
V
CCA
0.6V
DC Electrical Characteristics (2.3V
V
CCA
d
2.7V, 3.0V
d
V
CCB
d
3.6V)
Symbol
V
IHA
V
IHB
V
ILA
V
ILB
V
OHA
V
OHB
V
OLA
V
OLB
Parameter
HIGH Level Input Voltage A
n
B
n
, T/R, OE
LOW Level Input Voltage A
n
B
n
, T/R, OE
HIGH Level Output Voltage
HIGH Level Output Voltage
LOW Level Output Voltage
LOW Level Output Voltage
I
OH
I
OH
I
OH
I
OH
I
OL
I
OL
I
OL
I
OL
I
I
I
OZ
Input Leakage Current @ OE, T/R
3-STATE Output Leakage @ A
n
Conditions
V
CCA
(V)
2.3–2.7
2.3–2.7
2.3–2.7
2.3–2.7
V
CCB
(V)
3.0–3.6
3.0–3.6
3.0–3.6
3.0–3.6
3.0–3.6
3.0–3.6
3.0–3.6
3.0
3.0–3.6
3.0–3.6
3.0–3.6
3.0
3.0–3.6
3.0–3.6
0
3.0–3.6
3.0–3.6
3.0–3.6
3.0–3.6
V
CCA
–0.2
1.7
V
CCB
–0.2
2.2
0.2
0.6
0.2
0.55
Min
1.6
2.0
0.7
0.8
Max
Units
V
V
V
V
V
V
V
V
100
P
A
18 mA
100
P
A
24 mA
100
P
A
18 mA
100
P
A
24 mA
2.3–2.7
2.3
2.3–2.7
2.3–2.7
2.3–2.7
2.3
2.3–2.7
2.3–2.7
2.3–2.7
2.3–2.7
0
2.3–2.7
2.3–2.7
2.3–2.7
2.3–2.7
0V
d
V
I
d
3.6V
0V
d
V
O
d
3.6V
OE
V
I
V
CCA
V
IH
or V
IL
r
5.0
r
10
10
20
P
A
P
A
P
A
P
A
P
A
P
A
P
A
I
OFF
I
CCA
/I
CCB
Power OFF Leakage Current
Quiescent Supply Current,
per supply, V
CCA
/V
CCB
0
d
(V
I
, V
O
)
d
3.6V
A
n
V
CCA
or GND
V
CCB
or GND
B
n
, OE, & T/R
V
CCA
d
A
n
d
3.6V
V
CCB
d
B
n
, OE, T/R
d
3.6V
r
20
750
750
'
I
CC
Increase in I
CC
per Input, B
n
, T/R, OE
Increase in I
CC
per Input, A
n
V
I
V
I
V
CCB
0.6V
V
CCA
0.6V
5
www.fairchildsemi.com
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
