IRFR020, IRFU020, SiHFR020, SiHFU020
www.vishay.com
Vishay Siliconix
Power MOSFET
PRODUCT SUMMARY
V
DS
(V)
R
DS(on)
()
Q
g
(Max.) (nC)
Q
gs
(nC)
Q
gd
(nC)
Configuration
V
GS
= 10 V
25
5.8
11
Single
D
FEATURES
60
0.10
•
•
•
•
•
•
•
Dynamic dV/dt Rating
Surface Mount (IRFR020, SiHFR020)
Available in Tape and Reel
Fast Switching
Ease of Paralleling
Simple Drive Requirements
Material categorization: For definitions of
compliance please see
www.vishay.com/doc?99912
DPAK
(TO-252)
D
D
IPAK
(TO-251)
DESCRIPTION
G
G
S
G
D S
S
N-Channel MOSFET
Third generation power MOSFETs from Vishay provide the
designer with the best combination of fast switching,
ruggedized device design, low on-resistance and
cost-effectiveness.
The DPAK is designed for surface mounting using vapor
phase, infrared, or wave soldering techniques.
ORDERING INFORMATION
Package
Lead (Pb)-free and Halogen-free
Lead (Pb)-free
Note
a. See device orientation.
DPAK (TO-252)
SiHFR020-GE3
IRFR020PbF
SiHFR020-E3
DPAK (TO-252)
SiHFR020TR-GE3
IRFR020TRPbF
a
SiHFR020T-E3
a
IPAK (TO-251)
SiHFU020-GE3
IRFU020PbF
SiHFU020-E3
ABSOLUTE MAXIMUM RATINGS
(T
C
= 25 °C, unless otherwise noted)
PARAMETER
Drain-Source Voltage
Gate-Source Voltage
Continuous Drain Current
Pulsed Drain Current
a
Linear Derating Factor
Linear Derating Factor (PCB Mount)
e
Single Pulse Avalanche Energy
b
Maximum Power Dissipation
Maximum Power Dissipation (PCB
Peak Diode Recovery dV/dt
c
Operating Junction and Storage Temperature Range
Soldering Recommendations (Peak
Temperature)
d
for 10 s
Notes
a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 12).
b. V
DD
= 25 V, starting T
J
= 25 °C, L = 541 μH, R
g
= 25
,
I
AS
= 14 A (see fig. 13).
c. I
SD
17 A, dI/dt
110 A/μs, V
DD
V
DS
, T
J
150 °C.
d. 1.6 mm from case.
e. When mounted on 1" square PCB (FR-4 or G-10 material).
Mount)
e
T
C
= 25 °C
T
A
= 25 °C
E
AS
P
D
dV/dt
T
J
, T
stg
V
GS
at 10 V
T
C
= 25 °C
T
C
= 100 °C
SYMBOL
V
DS
V
GS
I
D
I
DM
LIMIT
60
± 20
14
9.0
56
0.33
0.020
91
42
2.5
5.5
- 55 to + 150
260
W/°C
mJ
W
V/ns
°C
A
UNIT
V
S13-0169-Rev. C, 04-Feb-13
Document Number: 90335
1
For technical questions, contact:
hvm@vishay.com
THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT
ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT
www.vishay.com/doc?91000
IRFR020, IRFU020, SiHFR020, SiHFU020
www.vishay.com
Vishay Siliconix
THERMAL RESISTANCE RATINGS
PARAMETER
Maximum Junction-to-Ambient
Maximum Junction-to-Ambient
(PCB Mount)
a
Maximum Junction-to-Case (Drain)
SYMBOL
R
thJA
R
thJA
R
thJC
MIN.
-
-
-
TYP.
-
-
-
MAX.
110
50
3.0
°C/W
UNIT
Note
a. When mounted on 1" square PCB (FR-4 or G-10 material).
SPECIFICATIONS
(T
J
= 25 °C, unless otherwise noted)
PARAMETER
Static
Drain-Source Breakdown Voltage
V
DS
Temperature Coefficient
Gate-Source Threshold Voltage
Gate-Source Leakage
Zero Gate Voltage Drain Current
Drain-Source On-State Resistance
Forward Transconductance
Dynamic
Input Capacitance
Output Capacitance
Reverse Transfer Capacitance
Total Gate Charge
Gate-Source Charge
Gate-Drain Charge
Turn-On Delay Time
Rise Time
Turn-Off Delay Time
Fall Time
Internal Drain Inductance
Internal Source Inductance
Drain-Source Body Diode Characteristics
Continuous Source-Drain Diode Current
Pulsed Diode Forward
Body Diode Voltage
Body Diode Reverse Recovery Time
Body Diode Reverse Recovery Charge
Forward Turn-On Time
Current
a
I
S
I
SM
V
SD
t
rr
Q
rr
t
on
MOSFET symbol
showing the
integral reverse
p - n junction diode
D
SYMBOL
TEST CONDITIONS
MIN.
TYP.
MAX.
UNIT
V
DS
V
DS
/T
J
V
GS(th)
I
GSS
I
DSS
R
DS(on)
g
fs
C
iss
C
oss
C
rss
Q
g
Q
gs
Q
gd
t
d(on)
t
r
t
d(off)
t
f
L
D
L
S
V
GS
= 0 V, I
D
= 250 μA
Reference to 25 °C, I
D
= 1 mA
V
DS
= V
GS
, I
D
= 250 μA
V
GS
= ± 20 V
V
DS
= 60 V, V
GS
= 0 V
V
DS
= 48 V, V
GS
= 0 V, T
J
= 125 °C
V
GS
= 10 V
I
D
= 8.4 A
b
V
DS
= 25 V, I
D
= 8.4 A
60
-
2.0
-
-
-
-
6.2
-
-
-
-
-
-
-
-
-
-
-
0.073
-
-
-
-
-
-
640
360
79
-
-
-
13
58
25
42
4.5
7.5
-
-
4.0
± 100
25
250
0.10
-
-
-
-
25
5.8
11
-
-
-
-
-
V
V/°C
V
nA
μA
S
V
GS
= 0 V,
V
DS
= 25 V,
f = 1.0 MHz, see fig. 5
I
D
= 17 A, V
DS
= 48 V,
see fig. 6 and 13
b
pF
V
GS
= 10 V
nC
V
DD
= 30 V, I
D
= 17 A,
R
G
= 18
,
R
D
= 1.7
,
see fig. 10
b
ns
Between lead,
6 mm (0.25") from
package and center of
die contact
c
D
-
G
nH
-
S
-
-
-
-
-
-
-
-
-
88
0.29
14
A
56
1.5
180
0.64
V
ns
μC
G
S
T
J
= 25 °C, I
S
= 14 A, V
GS
= 0 V
b
T
J
= 25 °C, I
F
= 17 A, dI/dt = 100 A/μs
b
Intrinsic turn-on time is negligible (turn-on is dominated by L
S
and L
D
)
Notes
a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 12).
b. Pulse width
300 μs; duty cycle
2 %.
S13-0169-Rev. C, 04-Feb-13
Document Number: 90335
2
For technical questions, contact:
hvm@vishay.com
THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT
ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT
www.vishay.com/doc?91000
IRFR020, IRFU020, SiHFR020, SiHFU020
www.vishay.com
TYPICAL CHARACTERISTICS
(25 °C, unless otherwise noted)
Vishay Siliconix
Fig. 1 - Typical Output Characteristics, T
C
= 25 °C
Fig. 3 - Typical Transfer Characteristics
Fig. 2 - Typical Output Characteristics, T
C
= 150 °C
Fig. 4 - Normalized On-Resistance vs. Temperature
S13-0169-Rev. C, 04-Feb-13
Document Number: 90335
3
For technical questions, contact:
hvm@vishay.com
THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT
ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT
www.vishay.com/doc?91000
IRFR020, IRFU020, SiHFR020, SiHFU020
www.vishay.com
Vishay Siliconix
Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage
Fig. 7 - Typical Source-Drain Diode Forward Voltage
Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage
Fig. 8 - Maximum Safe Operating Area
S13-0169-Rev. C, 04-Feb-13
Document Number: 90335
4
For technical questions, contact:
hvm@vishay.com
THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT
ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT
www.vishay.com/doc?91000
IRFR020, IRFU020, SiHFR020, SiHFU020
www.vishay.com
Vishay Siliconix
R
D
V
DS
V
GS
R
G
D.U.T.
+
- V
DD
10 V
Pulse width
≤
1 µs
Duty factor
≤
0.1 %
Fig. 10 - Switching Time Test Circuit
V
DS
90 %
10 %
V
GS
t
d(on)
t
r
t
d(off)
t
f
Fig. 9 - Maximum Drain Current vs. Case Temperature
Fig. 11 - Switching Time Waveforms
Fig. 12 - Maximum Effective Transient Thermal Impedance, Junction-to-Case
S13-0169-Rev. C, 04-Feb-13
Document Number: 90335
5
For technical questions, contact:
hvm@vishay.com
THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT
ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT
www.vishay.com/doc?91000
嵌入式系统
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
