Important notice
Dear Customer,
On 7 February 2017 the former NXP Standard Product business became a new company with the
tradename
Nexperia.
Nexperia is an industry leading supplier of Discrete, Logic and PowerMOS
semiconductors with its focus on the automotive, industrial, computing, consumer and wearable
application markets
In data sheets and application notes which still contain NXP or Philips Semiconductors references, use
the references to Nexperia, as shown below.
Instead of http://www.nxp.com, http://www.philips.com/ or http://www.semiconductors.philips.com/,
use
http://www.nexperia.com
Instead of sales.addresses@www.nxp.com or sales.addresses@www.semiconductors.philips.com, use
salesaddresses@nexperia.com
(email)
Replace the copyright notice at the bottom of each page or elsewhere in the document, depending on
the version, as shown below:
- © NXP N.V. (year). All rights reserved or © Koninklijke Philips Electronics N.V. (year). All rights
reserved
Should be replaced with:
-
© Nexperia B.V. (year). All rights reserved.
If you have any questions related to the data sheet, please contact our nearest sales office via e-mail
or telephone (details via
salesaddresses@nexperia.com).
Thank you for your cooperation and
understanding,
Kind regards,
Team Nexperia
INTEGRATED CIRCUITS
74ABT02
Quad 2-input NOR gate
Product specification
IC24 Data Handbook
1995 Sep 18
Philips
Semiconductors
Philips Semiconductors
Product specification
Quad 2-input NOR gate
74ABT02
QUICK REFERENCE DATA
SYMBOL
PARAMETER
Propagation
delay
An or Bn
to Yn
Output to
Output skew
Input
capacitance
Total supply
current
V
I
= 0V or V
CC
Outputs disabled;
V
CC
= 5.5V
CONDITIONS
T
amb
= 25°C;
GND = 0V
TYPICAL
UNIT
LOGIC DIAGRAM
A0
B0
A1
B1
2
3
5
6
8
9
11
12
13
1
Y0
4
Y1
t
PLH
t
PHL
t
OSLH
t
OSHL
C
IN
I
CC
C
L
= 50pF;
V
CC
= 5V
2.4
1.8
ns
A2
B2
V
CC
= Pin 14
GND = Pin 7
A3
B3
10
Y2
0.4
3
50
ns
pF
Y3
SA00335
PIN DESCRIPTION
µA
PIN
NUMBER
2, 3, 5, 6, 8,
9, 11, 12
1, 4, 10, 13
SYMBOL
An-Bn
Yn
GND
V
CC
NAME AND FUNCTION
Data inputs
Data outputs
Ground (0V)
Positive supply voltage
PIN CONFIGURATION
Y0
A0
B0
Y1
A1
B1
GND
1
2
3
4
5
6
7
14
13
12
11
10
9
8
V
CC
Y3
B3
A3
Y2
B2
A2
7
14
LOGIC SYMBOL (IEEE/IEC)
2
3
1
1
SA00337
5
4
6
LOGIC SYMBOL
2
3
5
6
8
9
11
12
8
10
9
A0 B0 A1 A2 B1 B2 A3 B3
11
13
12
Y0 Y1 Y2 Y3
SF00010
V
CC
= Pin 14
GND = Pin 7
1
4
10 13
FUNCTION TABLE
INPUTS
SA00362
OUTPUT
Bn
L
H
L
H
Yn
H
L
L
L
An
L
L
H
H
NOTES:
H = High voltage level
L = Low voltage level
ORDERING INFORMATION
PACKAGES
14-Pin Plastic DIP
14-Pin plastic SO
14-Pin Plastic SSOP Type II
14-Pin Plastic TSSOP Type I
TEMPERATURE RANGE
–40°C to +85°C
–40°C to +85°C
–40°C to +85°C
–40°C to +85°C
OUTSIDE NORTH AMERICA
74ABT02 N
74ABT02 D
74ABT02 DB
74ABT02 PW
NORTH AMERICA
74ABT02 N
74ABT02 D
74ABT02 DB
74ABT02PW DH
DWG NUMBER
SOT27-1
SOT108-1
SOT337-1
SOT402-1
1995 Sep 18
2
853-1808 15754
Philips Semiconductors
Product specification
Quad 2-input NOR gate
74ABT02
ABSOLUTE MAXIMUM RATINGS
1, 2
SYMBOL
V
CC
I
IK
V
I
I
OK
V
OUT
I
OUT
T
stg
PARAMETER
DC supply voltage
DC input diode current
DC input voltage
3
DC output diode current
DC output voltage
3
DC output current
Storage temperature range
V
O
< 0
output in Off or High state
output in Low state
V
I
< 0
CONDITIONS
RATING
–0.5 to +7.0
–18
–1.2 to +7.0
–50
–0.5 to +5.5
40
–65 to 150
UNIT
V
mA
V
mA
V
mA
°C
NOTES:
1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the
device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to
absolute-maximum-rated conditions for extended periods may affect device reliability.
2. The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction
temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C.
3. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
RECOMMENDED OPERATING CONDITIONS
SYMBOL
V
CC
V
I
V
IH
V
IL
I
OH
I
OL
∆t/∆v
T
amb
DC supply voltage
Input voltage
High-level input voltage
Low-level input voltage
High-level output current
Low-level output current
Input transition rise or fall rate
Operating free-air temperature range
0
–40
PARAMETER
LIMITS
MIN
4.5
0
2.0
0.8
–15
20
5
+85
MAX
5.5
V
CC
UNIT
V
V
V
V
mA
mA
ns/V
°C
DC ELECTRICAL CHARACTERISTICS
LIMITS
SYMBOL
PARAMETER
TEST CONDITIONS
T
amb
= +25°C
MIN
V
IK
V
OH
V
OL
I
I
I
OFF
I
CEX
I
O
I
CC
∆I
CC
Input clamp voltage
High-level output voltage
Low-level output voltage
Input leakage current
Power-off leakage current
Output High leakage current
Output current
1
Quiescent supply current
Additional supply current per
input pin
2
V
CC
= 4.5V; I
IK
= –18mA
V
CC
= 4.5V; I
OH
= –15mA; V
I
= V
IL
or V
IH
V
CC
= 4.5V; I
OL
= 20mA; V
I
= V
IL
or V
IH
V
CC
= 5.5V; V
I
= GND or 5.5V
V
CC
= 0.0V; V
O
or V
I
≤
4.5V
V
CC
= 5.5V; V
O
= 5.5V; V
I
= GND or V
CC
V
CC
= 5.5V; V
O
= 2.5V
V
CC
= 5.5V; V
I
= GND or V
CC
V
CC
= 5.5V; One data input at 3.4V, other
inputs at V
CC
or GND
–50
2.5
TYP
–0.9
2.9
0.35
±0.01
±5.0
5.0
–75
2
0.25
0.5
±1.0
±100
50
–180
50
500
–50
MAX
–1.2
2.5
0.5
±1.0
±100
50
–180
50
500
T
amb
= –40°C
to +85°C
MIN
MAX
–1.2
V
V
V
µA
µA
µA
mA
µA
µA
UNIT
NOTES:
1. Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
2. This is the increase in supply current for each input at 3.4V.
1995 Sep 18
3
Philips Semiconductors
Product specification
Quad 2-input NOR gate
74ABT02
AC CHARACTERISTICS
GND = 0V; t
R
= t
F
= 2.5ns; C
L
= 50pF, R
L
= 500Ω
LIMITS
SYMBOL
PARAMETER
WAVEFORM
MIN
t
PLH
t
PHL
t
OSHL
t
OSLH1
Propagation delay
An or Bn to Yn
Output to Output skew
An or Bn to Yn
1
2
1.0
1.0
T
amb
= +25°C
V
CC
= +5.0V
TYP
2.4
1.8
0.4
0.4
MAX
3.7
2.8
0.5
0.5
T
amb
= –40°C to +85°C
V
CC
= +5.0V
±0.5V
MIN
1.0
1.0
MAX
4.4
3.4
0.5
0.5
ns
ns
UNIT
NOTE:
1. Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same
device. The specification applies to any outputs switching in the the same direction, either HIGH-to-LOW (t
OSHL
) or LOW-to-HIGH (t
OSLH
);
parameter guaranteed by design.
AC WAVEFORMS
V
M
= 1.5V, V
IN
= GND to 3.0V
An, Bn
V
M
t
PHL
V
M
t
PLH
INPUT
OUTPUT
Yn
V
M
V
M
t
PHL
MIN
SA00336
OUTPUT N
same part
t
PLH
MIN
Waveform 1. Propagation delay for inverting outputs
t
PLH
MAX
t
PHL
MAX
t
OSLH
t
OSHL
SA00381
Waveform 2. Common edge skew
TEST CIRCUIT AND WAVEFORMS
V
CC
90%
NEGATIVE
PULSE
V
IN
D.U.T.
R
T
C
L
R
L
POSITIVE
PULSE
V
OUT
V
M
10%
t
THL
(t
F
)
t
TLH
(t
R
)
90%
V
M
t
W
90%
V
M
10%
0V
10%
0V
PULSE
GENERATOR
t
TLH
(t
R
)
t
THL
(t
F
)
AMP (V)
t
W
V
M
90%
AMP (V)
Test Circuit for Outputs
10%
V
M
= 1.5V
Input Pulse Definition
DEFINITIONS
R
L
= Load resistor; see AC CHARACTERISTICS for value.
C
L
= Load capacitance includes jig and probe capacitance;
see AC CHARACTERISTICS for value.
R
T
= Termination resistance should be equal to Z
OUT
of
pulse generators.
INPUT PULSE REQUIREMENTS
FAMILY
Amplitude
74ABT
3.0V
Rep. Rate
1MHz
t
W
500ns
t
R
2.5ns
t
F
2.5ns
SH00067
1995 Sep 18
4
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
