电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

7202LA12TPG

产品描述Switching Voltage Regulators HIGH EFF 1A STEP- DOWN VLTG REG
产品类别存储   
文件大小135KB,共14页
制造商IDT(艾迪悌)
官网地址http://www.idt.com/
下载文档 详细参数 全文预览

7202LA12TPG在线购买

供应商 器件名称 价格 最低购买 库存  
7202LA12TPG - - 点击查看 点击购买

7202LA12TPG概述

Switching Voltage Regulators HIGH EFF 1A STEP- DOWN VLTG REG

7202LA12TPG规格参数

参数名称属性值
产品种类
Product Category
FIFO
制造商
Manufacturer
IDT(艾迪悌)
RoHSDetails
电源电压-最大
Supply Voltage - Max
5.5 V
电源电压-最小
Supply Voltage - Min
4.5 V
封装 / 箱体
Package / Case
PDIP-28
系列
Packaging
Tube
高度
Height
3.3 mm
长度
Length
34.3 mm
工厂包装数量
Factory Pack Quantity
14
宽度
Width
7.62 mm
单位重量
Unit Weight
0.147798 oz

文档预览

下载PDF文档
CMOS ASYNCHRONOUS FIFO
256 x 9, 512 x 9 and 1,024 x 9
FEATURES:
IDT7200L
IDT7201LA
IDT7202LA
First-In/First-Out dual-port memory
256 x 9 organization (IDT7200)
512 x 9 organization (IDT7201)
1,024 x 9 organization (IDT7202)
Low power consumption
— Active: 440mW (max.)
—Power-down: 28mW (max.)
Ultra high speed—12ns access time
Asynchronous and simultaneous read and write
Fully expandable by both word depth and/or bit width
720x family is pin and functionally compatible from 256 x 9 to 64k x 9
Status Flags: Empty, Half-Full, Full
Auto-retransmit capability
High-performance CEMOS™ technology
Military product compliant to MIL-STD-883, Class B
Standard Military Drawing #5962-87531, 5962-89666, 5962-89863
and 5962-89536 are listed on this function
Dual versions available in the TSSOP package. For more informa-
tion, see IDT7280/7281/7282 data sheet
IDT7280 = 2 x IDT7200
IDT7281 = 2 x IDT7201
IDT7282 = 2 x IDT7202
Industrial temperature range (–40
o
C to +85
o
C) is available
(plastic packages only)
Green parts available, see ordering information
DESCRIPTION:
The IDT7200/7201/7202 are dual-port memories that load and empty data
on a first-in/first-out basis. The devices use Full and Empty flags to prevent data
overflow and underflow and expansion logic to allow for unlimited expansion
capability in both word size and depth.
The reads and writes are internally sequential through the use of ring
pointers, with no address information required to load and unload data. Data
is toggled in and out of the devices through the use of the Write (W) and Read
(R) pins.
The devices utilize a 9-bit wide data array to allow for control and parity bits
at the user’s option. This feature is especially useful in data communications
applications where it is necessary to use a parity bit for transmission/reception
error checking. It also features a Retransmit (RT) capability that allows for reset
of the read pointer to its initial position when
RT
is pulsed LOW to allow for
retransmission from the beginning of data. A Half-Full Flag is available in the
single device mode and width expansion modes.
These FIFOs are fabricated using high-speed CMOS technology. They
are designed for those applications requiring asynchronous and simultaneous
read/writes in multiprocessing and rate buffer applications. Military grade
product is manufactured in compliance with MIL-STD-883, Class B.
FUNCTIONAL BLOCK DIAGRAM
DATA INPUTS
(D
0
-D
8
)
W
WRITE
CONTROL
WRITE
POINTER
RAM
ARRAY
256 x 9
512 x 9
1,024 x 9
READ
POINTER
R
READ
CONTROL
THREE-
STATE
BUFFERS
DATA OUTPUTS
(Q
0
-Q
8
)
RS
RESET
LOGIC
FL/RT
FLAG
LOGIC
EXPANSION
LOGIC
EF
FF
XI
XO/HF
2679 drw 01
IDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc.
COMMERCIAL, INDUSTRIAL AND MILITARY TEMPERATURE RANGES
1
©2012
Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice.
JUNE 2012
DSC-2679/14
嵌入式RTOS在MSP430单片机上的实现
  随着信息社会的发展,信息家电、智能仪表和智能安保系统等产品已经越来越多地出现在人们的生活中。可以预见,为了满足人们对舒适、便捷、安全生活环境的需求,嵌入式信息产品的设计、应用将 ......
Aguilera 微控制器 MCU
编译不过问题
module sele1of2(a,b,out,sele);input a,b,sele;output out;case(sele)0:~out=a;1:~out=b;endcaseendmodule编译提示verilog HDL syntax ereor: case<-;...
eeleader FPGA/CPLD
请教通用定时器中计数器的溢出标志
小弟想用TIM3的CH1来捕获脉冲,奈何计数器TIM3_CNT只有16位,72M主频时低于1.1KHz的脉冲就捕获不到,想用上计数器的溢出标志进行补充,扩大捕获周期,看了下资料没找到计数器的溢出标志, ......
mfsmfs stm32/stm8
【LPC54100】M4闪,M0也闪
【LPC54100】M4闪,M0也闪 第一个效果:让M4,M0分别用GPIO来驱动LED,闪起来! 硬件:M04板载D2,蓝色 M4扩展LED,P04 程序:基于双核DEMO下 M4程序 ......
蓝雨夜 NXP MCU
Booth 算法的16×16 并行乘法器
唉,钱用的真快啊...
netkernel 模拟电子
LwIP的UDP通讯能ping通,但是在PC上却接收不到数据,求大侠帮助。
LM3S9B92 在ucos-ii操作系统下的LwIP API 接口的UDP客户端能ping通,但在PC上却接收不到数据。源码如下: void UDP_Test(void *arg) { struct netconn *conn; s ......
nail26 微控制器 MCU

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 2467  1572  889  2270  2409  50  49  55  11  28 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved